| /linux/drivers/gpu/drm/i915/ |
| A D | i915_cmd_parser.c | 199 #define SMI STD_MI_OPCODE_SHIFT macro
220 CMD( MI_LOAD_REGISTER_IMM(1), SMI, !F, 0xFF, W,
253 CMD( MI_STORE_DWORD_IMM, SMI, !F, 0x3F, B,
260 CMD( MI_CLFLUSH, SMI, !F, 0x3FF, B,
266 CMD( MI_REPORT_PERF_COUNT, SMI, !F, 0x3F, B,
272 CMD( MI_CONDITIONAL_BATCH_BUFFER_END, SMI, !F, 0xFF, B,
313 CMD( MI_LOAD_REGISTER_REG, SMI, !F, 0xFF, W,
331 CMD( MI_STORE_DWORD_IMM, SMI, !F, 0xFF, B,
492 #define MI_BB_START_OPERAND_MASK GENMASK(SMI-1, 0)
503 CMD(MI_NOOP, SMI, F, 1, S);
[all …]
|
| /linux/Documentation/driver-api/ |
| A D | dcdbas.rst | 28 management information via a system management interrupt (SMI). The SMI data
30 buffer is required for the SMI. The driver maintains the memory required for
31 the SMI and provides a way for the application to generate the SMI.
41 a SMI using this driver:
45 3) Write "1" to smi_request to generate a calling interface SMI or
46 "2" to generate a raw SMI.
57 a driver perform a SMI after the OS has finished shutting down.
71 2) Write type of SMI that driver needs to perform to host_control_smi_type.
74 (Driver will perform host control SMI when it is notified that the OS
78 Host Control SMI Type
[all …]
|
| A D | ipmi.rst | 261 view of the IPMI interfaces. It allows multiple SMI interfaces to be
263 and the user should not have to care what type of SMI is below them.
272 To handle this, and to allow for discovery, you register an SMI
281 ipmi_create_user. The interface number specifies which SMI you want
375 The Lower Layer (SMI) Interface
378 As mentioned before, multiple SMI interfaces may be registered to the
381 in the order they register, although if an SMI unregisters and then
690 The preaction may be "pre_smi" for an indication through the SMI
691 interface, "pre_int" for an indication through the SMI with an
|
| /linux/Documentation/devicetree/bindings/iommu/ |
| A D | mediatek,iommu.yaml | 33 SMI Common(Smart Multimedia Interface Common)
42 SMI larb0 SMI larb1 ... SoCs have several SMI local arbiter(larb).
52 As above, The Multimedia HW will go through SMI and M4U while it
53 access EMI. SMI is a bridge between m4u and the Multimedia HW. It contain
56 directly with EMI. And also SMI help control the power domain and clocks for
|
| /linux/Documentation/devicetree/bindings/net/dsa/ |
| A D | realtek-smi.txt | 1 Realtek SMI-based Switches
4 The SMI "Simple Management Interface" is a two-wire protocol using
7 SMI-based Realtek devices.
38 interrupt line coming out of one of the SMI-based chips. It most
51 This defines the internal MDIO bus of the SMI device, mostly for the
57 - compatible: should be set to "realtek,smi-mdio" for all SMI devices
|
| /linux/Documentation/devicetree/bindings/memory-controllers/ |
| A D | mediatek,smi-common.yaml | 8 title: SMI (Smart Multimedia Interface) Common
16 MediaTek SMI have two generations of HW architecture, here is the list
21 There's slight differences between the two SMI, for generation 2, the
25 SMI generation 1 to transform the smi clock into emi clock domain, but that is
26 not needed for SMI generation 2.
|
| A D | mediatek,smi-larb.yaml | 8 title: SMI (Smart Multimedia Interface) Local Arbiter
|
| /linux/drivers/media/pci/smipcie/ |
| A D | Kconfig | 3 tristate "SMI PCIe DVBSky cards"
13 Support for cards with SMI PCIe bridge:
|
| /linux/Documentation/devicetree/bindings/mtd/ |
| A D | spear_smi.txt | 1 * SPEAr SMI
9 - clock-rate : Functional clock rate of SMI in Hz
|
| /linux/arch/arm/mach-omap2/ |
| A D | sleep34xx.S | 98 smc #1 @ call SMI monitor (smi #1)
419 smc #1 @ call SMI monitor (smi #1)
430 smc #1 @ call SMI monitor (smi #1)
445 smc #1 @ call SMI monitor (smi #1)
455 smc #0 @ Call SMI monitor (smieq)
461 smc #0 @ Call SMI monitor (smieq)
466 smc #0 @ Call SMI monitor (smieq)
|
| /linux/drivers/net/dsa/microchip/ |
| A D | Kconfig | 45 tristate "KSZ series SMI connected switch driver"
50 Microchip SMI. It supports the KSZ8863 and KSZ8873 switch.
|
| /linux/Documentation/devicetree/bindings/net/ |
| A D | marvell-orion-mdio.txt | 13 not present, the length is the size of the SMI register (4 bytes)
18 - interrupts: interrupt line number for the SMI error/done interrupt
|
| A D | cavium-mdio.txt | 1 * System Management Interface (SMI) / MDIO
33 * System Management Interface (SMI) / MDIO Nexus
|
| /linux/drivers/firmware/google/ |
| A D | Kconfig | 13 tristate "SMI interface for Google platforms"
16 Say Y here if you want to enable SMI callbacks for Google
|
| /linux/drivers/net/dsa/ |
| A D | Kconfig | 71 tristate "Realtek SMI Ethernet switch family support"
79 This enables support for the Realtek SMI-based switch
|
| /linux/Documentation/devicetree/bindings/display/ |
| A D | sm501fb.txt | 11 - interrupts : SMI interrupt to the cpu should be described here.
|
| /linux/Documentation/devicetree/bindings/power/ |
| A D | mediatek,power-controller.yaml | 96 description: phandle to the device containing the SMI register range.
147 description: phandle to the device containing the SMI register range.
198 description: phandle to the device containing the SMI register range.
|
| /linux/arch/arm/boot/dts/ |
| A D | dove-cm-a510.dtsi | 56 * E1: PHY RTL8211D on internal GbE (SMI address 0x03)
126 /* Optional RTL8211D GbE PHY on SMI address 0x03 */
|
| /linux/Documentation/hwmon/ |
| A D | nct7904.rst | 65 - SMI
|
| /linux/drivers/net/ethernet/marvell/ |
| A D | pxa168_eth.c | 46 #define SMI 0x0010 macro
1291 for (i = 0; rdl(pep, SMI) & SMI_BUSY; i++) { in smi_wait_ready()
1310 wrl(pep, SMI, (phy_addr << 16) | (regnum << 21) | SMI_OP_R); in pxa168_smi_read()
1312 for (i = 0; !((val = rdl(pep, SMI)) & SMI_R_VALID); i++) { in pxa168_smi_read()
1334 wrl(pep, SMI, (phy_addr << 16) | (regnum << 21) | in pxa168_smi_write()
|
| /linux/Documentation/ABI/testing/ |
| A D | sysfs-firmware-gsmi | 6 that provides callback functionality via explicit SMI
|
| /linux/Documentation/devicetree/bindings/interrupt-controller/ |
| A D | brcm,bcm2835-armctrl-ic.txt | 95 16: SMI
|
| /linux/tools/perf/Documentation/ |
| A D | perf-stat.txt | 456 Measure SMI cost if msr/aperf/ and msr/smi/ events are supported.
459 freeze core counters on SMI.
461 The cost of SMI can be measured by (aperf - unhalted core cycles).
463 In practice, the percentages of SMI cycles is very useful for performance
465 The output is SMI cycles%, equals to (aperf - unhalted core cycles) / aperf
|
| /linux/arch/arm64/boot/dts/marvell/ |
| A D | armada-8040-clearfog-gt-8k.dts | 439 * [27] CP1 SMI MDIO
440 * [28] CP1 SMI MDC
|
| /linux/drivers/mtd/devices/ |
| A D | Kconfig | 99 tristate "SPEAR MTD NOR Support through SMI controller"
103 This enable SNOR support on SPEAR platforms using SMI controller
|