Searched refs:SOCFPGA_RSTMGR_CTRL (Results 1 – 2 of 2) sorted by relevance
74 temp = readl(rst_manager_base_addr + SOCFPGA_RSTMGR_CTRL); in socfpga_cyclone5_restart()80 writel(temp, rst_manager_base_addr + SOCFPGA_RSTMGR_CTRL); in socfpga_cyclone5_restart()
10 #define SOCFPGA_RSTMGR_CTRL 0x04 macro
Completed in 5 milliseconds