Searched refs:SSPP_VIG3 (Results 1 – 8 of 8) sorted by relevance
| /linux/drivers/gpu/drm/msm/disp/dpu1/ |
| A D | dpu_hw_top.c | 141 status->sspp[SSPP_VIG3] = (value >> 10) & 0x3; in dpu_hw_get_danger_status()
238 status->sspp[SSPP_VIG3] = (value >> 10) & 0x1; in dpu_hw_get_safe_status()
|
| A D | dpu_hw_ctl.c | 156 case SSPP_VIG3: in dpu_hw_ctl_get_bitmask_sspp()
418 case SSPP_VIG3: in dpu_hw_ctl_setup_blendstage()
|
| A D | dpu_hw_mdss.h | 113 SSPP_VIG3, enumerator
|
| A D | dpu_hw_catalog.c | 533 SSPP_BLK("sspp_3", SSPP_VIG3, 0xa000, VIG_SDM845_MASK,
575 SSPP_BLK("sspp_3", SSPP_VIG3, 0xa000, VIG_SM8250_MASK,
|
| /linux/drivers/gpu/drm/msm/disp/mdp5/ |
| A D | mdp5_ctl.c | 300 case SSPP_VIG3: return MDP5_CTL_LAYER_REG_VIG3(stage); in mdp_ctl_blend_mask()
323 case SSPP_VIG3: return MDP5_CTL_LAYER_EXT_REG_VIG3_BIT3; in mdp_ctl_blend_ext_mask()
451 case SSPP_VIG3: return MDP5_CTL_FLUSH_VIG3; in mdp_ctl_flush_mask_pipe()
|
| A D | mdp5_cfg.c | 206 [SSPP_VIG2] = 7, [SSPP_VIG3] = 19,
458 [SSPP_VIG2] = 7, [SSPP_VIG3] = 19,
|
| A D | mdp5.xml.h | 85 SSPP_VIG3 = 9, enumerator
559 case SSPP_VIG3: return (mdp5_cfg->pipe_vig.base[3]); in __offset_PIPE()
|
| A D | mdp5_kms.c | 721 SSPP_VIG0, SSPP_VIG1, SSPP_VIG2, SSPP_VIG3, in hwpipe_init() enumerator
|
Completed in 24 milliseconds