Home
last modified time | relevance | path

Searched refs:TEGRA20_CLK_PLL_C (Results 1 – 3 of 3) sorted by relevance

/linux/drivers/clk/tegra/
A Dclk-tegra20.c418 { .con_id = "pll_c", .dt_id = TEGRA20_CLK_PLL_C },
630 clks[TEGRA20_CLK_PLL_C] = clk; in tegra20_pll_init()
1023 { TEGRA20_CLK_PLL_C, TEGRA20_CLK_CLK_MAX, 600000000, 0 },
1047 { TEGRA20_CLK_HOST1X, TEGRA20_CLK_PLL_C, 150000000, 0 },
1048 { TEGRA20_CLK_GR2D, TEGRA20_CLK_PLL_C, 300000000, 0 },
1049 { TEGRA20_CLK_GR3D, TEGRA20_CLK_PLL_C, 300000000, 0 },
1050 { TEGRA20_CLK_VDE, TEGRA20_CLK_PLL_C, 300000000, 0 },
/linux/include/dt-bindings/clock/
A Dtegra20-car.h137 #define TEGRA20_CLK_PLL_C 114 macro
/linux/arch/arm/boot/dts/
A Dtegra20-acer-a500-picasso.dts765 assigned-clock-parents = <&tegra_car TEGRA20_CLK_PLL_C>;

Completed in 7 milliseconds