Searched refs:UART01x_FR (Results 1 – 5 of 5) sorted by relevance
13 #undef UART01x_FR15 #define UART01x_FR 0x14 macro33 1001: ldr \rd, [\rx, #UART01x_FR]40 1001: ldr \rd, [\rx, #UART01x_FR]
117 status = readb(uap->port.membase + UART01x_FR); in pl010_rx_chars()160 status = readb(uap->port.membase + UART01x_FR); in pl010_rx_chars()203 status = readb(uap->port.membase + UART01x_FR) & UART01x_FR_MODEM_ANY; in pl010_modem_status()259 unsigned int status = readb(uap->port.membase + UART01x_FR); in pl010_tx_empty()270 status = readb(uap->port.membase + UART01x_FR); in pl010_get_mctrl()332 uap->old_status = readb(uap->port.membase + UART01x_FR) & UART01x_FR_MODEM_ANY; in pl010_startup()569 status = readb(uap->port.membase + UART01x_FR); in pl010_console_putchar()596 status = readb(uap->port.membase + UART01x_FR); in pl010_console_write()
60 [REG_FR] = UART01x_FR,148 [REG_FR] = UART01x_FR,2542 while (readl(port->membase + UART01x_FR) & UART01x_FR_TXFF) in qdf2400_e44_putc()2545 while (!(readl(port->membase + UART01x_FR) & UART011_FR_TXFE)) in qdf2400_e44_putc()2558 while (readl(port->membase + UART01x_FR) & UART01x_FR_TXFF) in pl011_putc()2564 while (readl(port->membase + UART01x_FR) & UART01x_FR_BUSY) in pl011_putc()2578 if (readl(port->membase + UART01x_FR) & UART01x_FR_RXFE) in pl011_getc()
27 while (readl_relaxed(base + UART01x_FR) & UART01x_FR_TXFF) in putc()
29 #define UART01x_FR 0x18 /* Flag register (Read only). */ macro
Completed in 15 milliseconds