Searched refs:X1CLK (Results 1 – 11 of 11) sorted by relevance
/linux/drivers/net/hamradio/ |
A D | z8530.h | 82 #define X1CLK 0x0 /* x1 clock mode */ macro
|
A D | dmascc.c | 752 write_scc(priv, R4, SDLC | X1CLK); in scc_open()
|
A D | scc.c | 801 wr(scc,R4,X1CLK|SDLC); /* *1 clock, SDLC mode */ in init_channel()
|
/linux/drivers/tty/serial/ |
A D | zs.h | 135 #define X1CLK 0x0 /* x1 clock mode */ macro
|
A D | sunzilog.h | 108 #define X1CLK 0x0 /* x1 clock mode */ macro
|
A D | ip22zilog.h | 116 #define X1CLK 0x0 /* x1 clock mode */ macro
|
A D | pmac_zilog.h | 206 #define X1CLK 0x0 /* x1 clock mode */ macro
|
A D | pmac_zilog.c | 793 write_zsreg(uap, 4, X1CLK | MONSYNC); in pmz_fix_zero_bug_scc() 1007 uap->curregs[R4] = X1CLK; in pmz_convert_to_zs()
|
A D | zs.c | 905 zport->regs[4] |= X1CLK; in zs_set_termios()
|
/linux/drivers/net/wan/ |
A D | z85230.h | 103 #define X1CLK 0x0 /* x1 clock mode */ macro
|
A D | z85230.c | 200 4, SYNC_ENAB | SDLC | X1CLK, 222 4, SYNC_ENAB | SDLC | X1CLK,
|
Completed in 23 milliseconds