Home
last modified time | relevance | path

Searched refs:adev (Results 1 – 25 of 662) sorted by relevance

12345678910>>...27

/linux/drivers/gpu/drm/amd/amdgpu/
A Damdgpu_device.c462 ret = adev->pcie_rreg(adev, reg * 4); in amdgpu_device_rreg()
547 adev->pcie_wreg(adev, reg * 4, v); in amdgpu_device_wreg()
1119 &adev->wb.wb_obj, &adev->wb.gpu_addr, in amdgpu_device_wb_init()
2436 if (memcmp(adev->gart.ptr, adev->reset_magic, in amdgpu_device_check_vram_lost()
2558 adev = gpu_ins->adev; in amdgpu_device_enable_mgpu_fan_boost()
3320 adev->sdma_timeout = adev->video_timeout = adev->gfx_timeout; in amdgpu_device_get_job_timeout_settings()
3367 adev->sdma_timeout = adev->video_timeout = adev->gfx_timeout; in amdgpu_device_get_job_timeout_settings()
3369 adev->compute_timeout = adev->gfx_timeout; in amdgpu_device_get_job_timeout_settings()
3521 adev->rmmio = ioremap(adev->rmmio_base, adev->rmmio_size); in amdgpu_device_init()
3915 if (adev->in_s3 && (adev->flags & AMD_IS_APU)) in amdgpu_device_evict_resources()
[all …]
A Dgmc_v9_0.c939 struct amdgpu_device *adev = ring->adev; in gmc_v9_0_emit_flush_gpu_tlb() local
987 struct amdgpu_device *adev = ring->adev; in gmc_v9_0_emit_pasid_mapping() local
1481 adev->gfxhub.funcs->init(adev); in gmc_v9_0_sw_init()
1483 adev->mmhub.funcs->init(adev); in gmc_v9_0_sw_init()
1485 adev->mca.funcs->init(adev); in gmc_v9_0_sw_init()
1725 r = adev->mmhub.funcs->gart_enable(adev); in gmc_v9_0_gart_enable()
1760 adev->hdp.funcs->init_registers(adev); in gmc_v9_0_hw_init()
1763 adev->hdp.funcs->flush_hdp(adev, NULL); in gmc_v9_0_hw_init()
1778 adev->umc.funcs->init_registers(adev); in gmc_v9_0_hw_init()
1794 adev->gfxhub.funcs->gart_disable(adev); in gmc_v9_0_gart_disable()
[all …]
A Damdgpu_discovery.c236 r = amdgpu_discovery_read_binary(adev, adev->mman.discovery_bin); in amdgpu_discovery_init()
522 (adev->pdev->device == 0x7340 && adev->pdev->revision == 0xC9) || in amdgpu_discovery_harvest_ip()
523 (adev->pdev->device == 0x7360 && adev->pdev->revision == 0xC7)) { in amdgpu_discovery_harvest_ip()
588 dev_err(adev->dev, in amdgpu_discovery_get_gfx_info()
624 dev_err(adev->dev, in amdgpu_discovery_set_common_ip_blocks()
659 dev_err(adev->dev, in amdgpu_discovery_set_gmc_ip_blocks()
691 dev_err(adev->dev, in amdgpu_discovery_set_ih_ip_blocks()
734 dev_err(adev->dev, in amdgpu_discovery_set_psp_ip_blocks()
785 if (adev->enable_virtual_display || amdgpu_sriov_vf(adev)) { in amdgpu_discovery_set_display_ip_blocks()
905 if (!(adev->asic_type == CHIP_VEGA20 && amdgpu_sriov_vf(adev))) in amdgpu_discovery_set_mm_ip_blocks()
[all …]
A Dgmc_v10_0.c324 adev->hdp.funcs->flush_hdp(adev, NULL); in gmc_v10_0_flush_gpu_tlb()
515 struct amdgpu_device *adev = ring->adev; in gmc_v10_0_emit_pasid_mapping() local
792 adev->gmc.aper_base = adev->gfxhub.funcs->get_mc_fb_offset(adev); in gmc_v10_0_mc_init()
839 adev->gfxhub.funcs->init(adev); in gmc_v10_0_sw_init()
841 adev->mmhub.funcs->init(adev); in gmc_v10_0_sw_init()
1003 r = adev->mmhub.funcs->gart_enable(adev); in gmc_v10_0_gart_enable()
1007 adev->hdp.funcs->init_registers(adev); in gmc_v10_0_gart_enable()
1010 adev->hdp.funcs->flush_hdp(adev, NULL); in gmc_v10_0_gart_enable()
1049 adev->umc.funcs->init_registers(adev); in gmc_v10_0_hw_init()
1063 adev->gfxhub.funcs->gart_disable(adev); in gmc_v10_0_gart_disable()
[all …]
A Dsoc15.c337 return adev->nbio.funcs->get_memsize(adev); in soc15_get_config_memsize()
711 adev->nbio.funcs->program_aspm(adev); in soc15_program_aspm()
732 return adev->nbio.funcs->get_rev_id(adev); in soc15_get_rev_id()
993 adev->rev_id = soc15_get_rev_id(adev); in soc15_common_early_init()
1241 adev->df.funcs->sw_init(adev); in soc15_common_sw_init()
1252 adev->nbio.ras_funcs->ras_fini(adev); in soc15_common_sw_fini()
1253 adev->df.funcs->sw_fini(adev); in soc15_common_sw_fini()
1271 adev->nbio.funcs->ih_doorbell_range(adev, adev->irq.ih.use_doorbell, in soc15_doorbell_range_init()
1285 adev->nbio.funcs->init_registers(adev); in soc15_common_hw_init()
1416 adev->hdp.funcs->update_clock_gating(adev, in soc15_common_set_clockgating_state()
[all …]
A Dnv.c331 return adev->nbio.funcs->get_memsize(adev); in nv_get_config_memsize()
384 adev->smuio.funcs->get_rom_data_offset(adev); in nv_read_bios_from_rom()
592 adev->nbio.funcs->program_aspm(adev); in nv_program_aspm()
619 return adev->nbio.funcs->get_rev_id(adev); in nv_get_rev_id()
703 adev->nbio.funcs->enable_aspm(adev, !enter); in nv_update_umd_stable_pstate()
757 adev->rev_id = nv_get_rev_id(adev); in nv_common_early_init()
783 adev->external_rev_id = adev->rev_id + 0x1; in nv_common_early_init()
804 adev->external_rev_id = adev->rev_id + 20; in nv_common_early_init()
833 adev->external_rev_id = adev->rev_id + 0xa; in nv_common_early_init()
1033 adev->nbio.funcs->init_registers(adev); in nv_common_hw_init()
[all …]
A Damdgpu_gfx.c134 adev->gfx.scratch.free_mask |= 1u << (reg - adev->gfx.scratch.reg_base); in amdgpu_gfx_scratch_free()
303 ring->adev = NULL; in amdgpu_gfx_kiq_init_ring()
583 if (adev->in_s0ix) in amdgpu_gfx_off_ctrl()
597 dev_dbg(adev->dev, in amdgpu_gfx_off_ctrl()
637 if (!adev->gfx.ras_if) in amdgpu_gfx_ras_late_init()
644 r = amdgpu_ras_late_init(adev, adev->gfx.ras_if, in amdgpu_gfx_ras_late_init()
649 if (amdgpu_ras_is_supported(adev, adev->gfx.ras_if->block)) { in amdgpu_gfx_ras_late_init()
653 r = amdgpu_irq_get(adev, &adev->gfx.cp_ecc_error_irq, 0); in amdgpu_gfx_ras_late_init()
664 amdgpu_ras_late_fini(adev, adev->gfx.ras_if, &ih_info); in amdgpu_gfx_ras_late_init()
674 adev->gfx.ras_if) { in amdgpu_gfx_ras_fini()
[all …]
A Damdgpu_virt.c60 adev->cg_flags = 0; in amdgpu_virt_init_setting()
61 adev->pg_flags = 0; in amdgpu_virt_init_setting()
216 if (!amdgpu_sriov_vf(adev) || adev->virt.mm_table.gpu_addr) in amdgpu_virt_alloc_mm_table()
243 if (!amdgpu_sriov_vf(adev) || !adev->virt.mm_table.gpu_addr) in amdgpu_virt_free_mm_table()
457 adev->virt.gim_feature = in amdgpu_virt_read_pf2vf_data()
473 adev->virt.gim_feature = in amdgpu_virt_read_pf2vf_data()
475 adev->virt.reg_access = in amdgpu_virt_read_pf2vf_data()
488 adev->virt.decode_max_frame_pixels = max(tmp, adev->virt.decode_max_frame_pixels); in amdgpu_virt_read_pf2vf_data()
499 adev->unique_id = in amdgpu_virt_read_pf2vf_data()
710 vi_set_virt_ops(adev); in amdgpu_detect_virtualization()
[all …]
A Damdgpu_ras.c125 if (adev && amdgpu_ras_get_context(adev)) in amdgpu_ras_set_error_query_ready()
131 if (adev && amdgpu_ras_get_context(adev)) in amdgpu_ras_get_error_query_ready()
594 obj->adev = adev; in amdgpu_ras_create_obj()
979 adev->smuio.funcs->get_socket_id(adev), in amdgpu_ras_query_error_status()
980 adev->smuio.funcs->get_die_id(adev), in amdgpu_ras_query_error_status()
999 adev->smuio.funcs->get_die_id(adev), in amdgpu_ras_query_error_status()
1246 struct amdgpu_device *adev = con->adev; in amdgpu_ras_sysfs_badpages_read() local
1827 struct amdgpu_device *adev = ras->adev; in amdgpu_ras_do_recovery() local
2071 con->adev = adev; in amdgpu_ras_recovery_init()
2242 struct amdgpu_device *adev = con->adev; in amdgpu_ras_counte_dw() local
[all …]
A Dvi.c1284 ASIC_IS_P22(adev->asic_type, adev->external_rev_id)) { in vi_program_aspm()
1494 adev->rev_id = vi_get_rev_id(adev); in vi_common_early_init()
1521 adev->external_rev_id = adev->rev_id + 0x3c; in vi_common_early_init()
1538 adev->external_rev_id = adev->rev_id + 0x14; in vi_common_early_init()
1561 adev->external_rev_id = adev->rev_id + 0x5A; in vi_common_early_init()
1584 adev->external_rev_id = adev->rev_id + 0x50; in vi_common_early_init()
1607 adev->external_rev_id = adev->rev_id + 0x64; in vi_common_early_init()
1631 adev->external_rev_id = adev->rev_id + 0x6E; in vi_common_early_init()
1658 adev->external_rev_id = adev->rev_id + 0x1; in vi_common_early_init()
1681 adev->external_rev_id = adev->rev_id + 0x61; in vi_common_early_init()
[all …]
A Damdgpu_irq.c192 ret = amdgpu_ih_process(adev, &adev->irq.ih); in amdgpu_irq_handler()
226 amdgpu_ih_process(adev, &adev->irq.ih1); in amdgpu_irq_handle_ih1()
241 amdgpu_ih_process(adev, &adev->irq.ih2); in amdgpu_irq_handle_ih2()
256 amdgpu_ih_process(adev, &adev->irq.ih_soft); in amdgpu_irq_handle_ih_soft()
339 r = drm_vblank_init(adev_to_drm(adev), adev->mode_info.num_crtc); in amdgpu_irq_init()
378 free_irq(adev->irq.irq, adev_to_drm(adev)); in amdgpu_irq_fini_hw()
387 amdgpu_ih_ring_fini(adev, &adev->irq.ih_soft); in amdgpu_irq_fini_hw()
388 amdgpu_ih_ring_fini(adev, &adev->irq.ih); in amdgpu_irq_fini_hw()
389 amdgpu_ih_ring_fini(adev, &adev->irq.ih1); in amdgpu_irq_fini_hw()
390 amdgpu_ih_ring_fini(adev, &adev->irq.ih2); in amdgpu_irq_fini_hw()
[all …]
A Damdgpu_acp.c100 adev->acp.parent = adev->dev; in acp_sw_init()
121 void *adev; member
132 adev = apd->adev; in acp_poweroff()
151 adev = apd->adev; in acp_poweron()
219 if (adev->rmmio_size == 0 || adev->rmmio_size < 0x5289) in acp_hw_init()
234 adev->acp.acp_genpd->adev = adev; in acp_hw_init()
323 adev->acp.acp_res[4].end = adev->acp.acp_res[4].start; in acp_hw_init()
327 adev->acp.acp_cell[0].resources = &adev->acp.acp_res[0]; in acp_hw_init()
328 adev->acp.acp_cell[0].platform_data = &adev->asic_type; in acp_hw_init()
333 adev->acp.acp_cell[1].resources = &adev->acp.acp_res[1]; in acp_hw_init()
[all …]
A Damdgpu_rlc.c43 if (!adev->gfx.rlc.funcs->is_rlc_enabled(adev)) in amdgpu_gfx_rlc_enter_safe_mode()
46 if (adev->cg_flags & in amdgpu_gfx_rlc_enter_safe_mode()
49 adev->gfx.rlc.funcs->set_safe_mode(adev); in amdgpu_gfx_rlc_enter_safe_mode()
67 if (!adev->gfx.rlc.funcs->is_rlc_enabled(adev)) in amdgpu_gfx_rlc_exit_safe_mode()
70 if (adev->cg_flags & in amdgpu_gfx_rlc_exit_safe_mode()
73 adev->gfx.rlc.funcs->unset_safe_mode(adev); in amdgpu_gfx_rlc_exit_safe_mode()
102 amdgpu_gfx_rlc_fini(adev); in amdgpu_gfx_rlc_init_sr()
131 adev->gfx.rlc.clear_state_size = dws = adev->gfx.rlc.funcs->get_csb_size(adev); in amdgpu_gfx_rlc_init_csb()
139 amdgpu_gfx_rlc_fini(adev); in amdgpu_gfx_rlc_init_csb()
158 r = amdgpu_bo_create_reserved(adev, adev->gfx.rlc.cp_table_size, in amdgpu_gfx_rlc_init_cpt()
[all …]
A Dgmc_v6_0.c134 err = request_firmware(&adev->gmc.fw, fw_name, adev->dev); in gmc_v6_0_init_microcode()
142 dev_err(adev->dev, in gmc_v6_0_init_microcode()
159 if (!adev->gmc.fw) in gmc_v6_0_mc_load_microcode()
327 adev->gmc.aper_base = pci_resource_start(adev->pdev, 0); in gmc_v6_0_mc_init()
328 adev->gmc.aper_size = pci_resource_len(adev->pdev, 0); in gmc_v6_0_mc_init()
329 adev->gmc.visible_vram_size = adev->gmc.aper_size; in gmc_v6_0_mc_init()
349 adev->gmc.gart_size += adev->pm.smu_prv_buffer_size; in gmc_v6_0_mc_init()
350 gmc_v6_0_vram_gtt_location(adev, &adev->gmc); in gmc_v6_0_mc_init()
576 adev->gart.table_size = adev->gart.num_gpu_pages * 8; in gmc_v6_0_gart_init()
796 return amdgpu_irq_get(adev, &adev->gmc.vm_fault, 0); in gmc_v6_0_late_init()
[all …]
A Damdgpu_bios.c104 adev->bios = NULL; in igp_read_bios_from_vram()
112 if (!adev->bios) { in igp_read_bios_from_vram()
121 kfree(adev->bios); in igp_read_bios_from_vram()
133 adev->bios = NULL; in amdgpu_read_bios()
150 kfree(adev->bios); in amdgpu_read_bios()
162 if (!adev->asic_funcs || !adev->asic_funcs->read_bios_from_rom) in amdgpu_read_bios_from_rom()
180 if (!adev->bios) { in amdgpu_read_bios_from_rom()
187 amdgpu_asic_read_bios_from_rom(adev, adev->bios, len); in amdgpu_read_bios_from_rom()
203 adev->bios = NULL; in amdgpu_read_platform_bios()
209 if (!adev->bios) in amdgpu_read_platform_bios()
[all …]
A Damdgpu_gmc.c62 r = amdgpu_bo_create(adev, &bp, &adev->gmc.pdb0_bo); in amdgpu_gmc_pdb0_alloc()
439 r = adev->umc.ras_funcs->ras_late_init(adev); in amdgpu_gmc_ras_late_init()
446 r = adev->mmhub.ras_funcs->ras_late_init(adev); in amdgpu_gmc_ras_late_init()
456 r = adev->gmc.xgmi.ras_funcs->ras_late_init(adev); in amdgpu_gmc_ras_late_init()
463 r = adev->hdp.ras_funcs->ras_late_init(adev); in amdgpu_gmc_ras_late_init()
470 r = adev->mca.mp0.ras_funcs->ras_late_init(adev); in amdgpu_gmc_ras_late_init()
477 r = adev->mca.mp1.ras_funcs->ras_late_init(adev); in amdgpu_gmc_ras_late_init()
496 adev->umc.ras_funcs->ras_fini(adev); in amdgpu_gmc_ras_fini()
500 adev->mmhub.ras_funcs->ras_fini(adev); in amdgpu_gmc_ras_fini()
504 adev->gmc.xgmi.ras_funcs->ras_fini(adev); in amdgpu_gmc_ras_fini()
[all …]
A Damdgpu_gart.c79 adev->dummy_page_addr = dma_map_page(&adev->pdev->dev, dummy_page, 0, in amdgpu_gart_dummy_page_init()
81 if (dma_mapping_error(&adev->pdev->dev, adev->dummy_page_addr)) { in amdgpu_gart_dummy_page_init()
100 dma_unmap_page(&adev->pdev->dev, adev->dummy_page_addr, PAGE_SIZE, in amdgpu_gart_dummy_page_fini()
132 r = amdgpu_bo_create(adev, &bp, &adev->gart.bo); in amdgpu_gart_table_vram_alloc()
162 r = amdgpu_bo_kmap(adev->gart.bo, &adev->gart.ptr); in amdgpu_gart_table_vram_pin()
248 if (!adev->gart.ptr) in amdgpu_gart_unbind()
252 amdgpu_gmc_set_pte_pde(adev, adev->gart.ptr, in amdgpu_gart_unbind()
330 if (!adev->gart.ptr) in amdgpu_gart_bind()
379 adev->gart.num_cpu_pages = adev->gmc.gart_size / PAGE_SIZE; in amdgpu_gart_init()
380 adev->gart.num_gpu_pages = adev->gmc.gart_size / AMDGPU_GPU_PAGE_SIZE; in amdgpu_gart_init()
[all …]
A Damdgpu_amdkfd.c75 adev->kfd.dev = kgd2kfd_probe((struct kgd_dev *)adev, vf); in amdgpu_amdkfd_device_probe()
77 if (adev->kfd.dev) in amdgpu_amdkfd_device_probe()
103 if (adev->doorbell.size > adev->doorbell.num_doorbells * sizeof(u32)) { in amdgpu_doorbell_get_kfd_info()
170 adev->kfd.init_complete = kgd2kfd_device_init(adev->kfd.dev, in amdgpu_amdkfd_device_init()
186 if (adev->kfd.dev) in amdgpu_amdkfd_interrupt()
192 if (adev->kfd.dev) in amdgpu_amdkfd_suspend()
200 if (adev->kfd.dev) in amdgpu_amdkfd_resume_iommu()
210 if (adev->kfd.dev) in amdgpu_amdkfd_resume()
220 if (adev->kfd.dev) in amdgpu_amdkfd_pre_reset()
230 if (adev->kfd.dev) in amdgpu_amdkfd_post_reset()
[all …]
A Dmxgpu_nv.c132 trn = xgpu_nv_peek_ack(adev); in xgpu_nv_mailbox_trans_msg()
146 r = xgpu_nv_poll_ack(adev); in xgpu_nv_mailbox_trans_msg()
302 up_write(&adev->reset_sem); in xgpu_nv_mailbox_flr_work()
378 r = amdgpu_irq_add_id(adev, SOC15_IH_CLIENTID_BIF, 135, &adev->virt.rcv_irq); in xgpu_nv_mailbox_add_irq_id()
382 r = amdgpu_irq_add_id(adev, SOC15_IH_CLIENTID_BIF, 138, &adev->virt.ack_irq); in xgpu_nv_mailbox_add_irq_id()
384 amdgpu_irq_put(adev, &adev->virt.rcv_irq, 0); in xgpu_nv_mailbox_add_irq_id()
395 r = amdgpu_irq_get(adev, &adev->virt.rcv_irq, 0); in xgpu_nv_mailbox_get_irq()
398 r = amdgpu_irq_get(adev, &adev->virt.ack_irq, 0); in xgpu_nv_mailbox_get_irq()
400 amdgpu_irq_put(adev, &adev->virt.rcv_irq, 0); in xgpu_nv_mailbox_get_irq()
411 amdgpu_irq_put(adev, &adev->virt.ack_irq, 0); in xgpu_nv_mailbox_put_irq()
[all …]
A Damdgpu_debugfs.c229 struct amdgpu_device *adev = rd->adev; in amdgpu_debugfs_regs2_op() local
814 if (!adev->pm.dpm_enabled) in amdgpu_debugfs_sensor_read()
922 adev->gfx.funcs->read_wave_data(adev, simd, wave, data, &x); in amdgpu_debugfs_wave_read()
1019 adev->gfx.funcs->read_wave_sgprs(adev, simd, wave, offset, size>>2, data); in amdgpu_debugfs_gpr_read()
1505 ring = adev->rings[val]; in amdgpu_debugfs_ib_preempt()
1579 if (amdgpu_sriov_vf(adev) && !amdgpu_sriov_is_pp_one_vf(adev)) in amdgpu_debugfs_sclk_set()
1650 dtn_debugfs_init(adev); in amdgpu_debugfs_init()
1676 adev->debugfs_vbios_blob.data = adev->bios; in amdgpu_debugfs_init()
1677 adev->debugfs_vbios_blob.size = adev->bios_size; in amdgpu_debugfs_init()
1681 adev->debugfs_discovery_blob.data = adev->mman.discovery_bin; in amdgpu_debugfs_init()
[all …]
A Damdgpu.h1258 #define amdgpu_asic_reset(adev) (adev)->asic_funcs->reset((adev)) argument
1259 #define amdgpu_asic_reset_method(adev) (adev)->asic_funcs->reset_method((adev)) argument
1260 #define amdgpu_asic_get_xclk(adev) (adev)->asic_funcs->get_xclk((adev)) argument
1263 #define amdgpu_get_pcie_lanes(adev) (adev)->asic_funcs->get_pcie_lanes((adev)) argument
1264 #define amdgpu_set_pcie_lanes(adev, l) (adev)->asic_funcs->set_pcie_lanes((adev), (l)) argument
1266 #define amdgpu_asic_read_disabled_bios(adev) (adev)->asic_funcs->read_disabled_bios((adev)) argument
1271 …((adev)->asic_funcs->flush_hdp ? (adev)->asic_funcs->flush_hdp((adev), (r)) : (adev)->hdp.funcs->f…
1273 …((adev)->asic_funcs->invalidate_hdp ? (adev)->asic_funcs->invalidate_hdp((adev), (r)) : (adev)->hd…
1274 #define amdgpu_asic_need_full_reset(adev) (adev)->asic_funcs->need_full_reset((adev)) argument
1279 #define amdgpu_asic_supports_baco(adev) (adev)->asic_funcs->supports_baco((adev)) argument
[all …]
/linux/drivers/gpu/drm/amd/pm/inc/
A Damdgpu_dpm.h257 ((adev)->powerplay.pp_funcs->pre_set_power_state((adev)->powerplay.pp_handle))
260 ((adev)->powerplay.pp_funcs->set_power_state((adev)->powerplay.pp_handle))
263 ((adev)->powerplay.pp_funcs->post_set_power_state((adev)->powerplay.pp_handle))
272 ((adev)->powerplay.pp_funcs->vblank_too_short((adev)->powerplay.pp_handle))
275 ((adev)->powerplay.pp_funcs->enable_bapm((adev)->powerplay.pp_handle, (e)))
281 ((adev)->powerplay.pp_funcs->get_fan_control_mode((adev)->powerplay.pp_handle))
305 ((adev)->powerplay.pp_funcs->get_pp_table((adev)->powerplay.pp_handle, table))
317 ((adev)->powerplay.pp_funcs->get_sclk_od((adev)->powerplay.pp_handle))
320 ((adev)->powerplay.pp_funcs->set_sclk_od((adev)->powerplay.pp_handle, value))
323 ((adev)->powerplay.pp_funcs->get_mclk_od((adev)->powerplay.pp_handle))
[all …]
/linux/drivers/gpu/drm/amd/pm/powerplay/
A Dkv_dpm.c1361 amdgpu_irq_get(adev, &adev->pm.dpm.thermal.irq, in kv_dpm_enable()
1363 amdgpu_irq_get(adev, &adev->pm.dpm.thermal.irq, in kv_dpm_enable()
1374 amdgpu_irq_put(adev, &adev->pm.dpm.thermal.irq, in kv_dpm_disable()
1376 amdgpu_irq_put(adev, &adev->pm.dpm.thermal.irq, in kv_dpm_disable()
1399 kv_update_current_ps(adev, adev->pm.dpm.boot_ps); in kv_dpm_disable()
2970 adev->powerplay.pp_handle = adev; in kv_dpm_early_init()
3009 adev->pm.default_sclk = adev->clock.default_sclk; in kv_dpm_sw_init()
3010 adev->pm.default_mclk = adev->clock.default_mclk; in kv_dpm_sw_init()
3011 adev->pm.current_sclk = adev->clock.default_sclk; in kv_dpm_sw_init()
3023 adev->pm.dpm.current_ps = adev->pm.dpm.requested_ps = adev->pm.dpm.boot_ps; in kv_dpm_sw_init()
[all …]
/linux/drivers/gpu/drm/amd/pm/
A Damdgpu_dpm.c131 if (adev->mode_info.num_crtc && adev->mode_info.mode_config_initialized) { in amdgpu_dpm_get_active_displays()
434 adev->pm.dpm.near_tdp_limit_adjusted = adev->pm.dpm.near_tdp_limit; in amdgpu_parse_extended_power_table()
858 adev->pm.i2c_bus = amdgpu_i2c_lookup(adev, &i2c_bus); in amdgpu_add_thermal_controller()
1214 amdgpu_dpm_enable_bapm(adev, adev->pm.ac_power); in amdgpu_pm_acpi_event_handler()
1418 if (adev->pm.dpm.user_state != adev->pm.dpm.state) { in amdgpu_dpm_change_power_state_locked()
1422 adev->pm.dpm.state = adev->pm.dpm.user_state; in amdgpu_dpm_change_power_state_locked()
1434 amdgpu_dpm_print_power_state(adev, adev->pm.dpm.current_ps); in amdgpu_dpm_change_power_state_locked()
1436 amdgpu_dpm_print_power_state(adev, adev->pm.dpm.requested_ps); in amdgpu_dpm_change_power_state_locked()
1449 …if (0 != amdgpu_dpm_check_state_equal(adev, adev->pm.dpm.current_ps, adev->pm.dpm.requested_ps, &e… in amdgpu_dpm_change_power_state_locked()
1459 adev->pm.dpm.current_active_crtcs = adev->pm.dpm.new_active_crtcs; in amdgpu_dpm_change_power_state_locked()
[all …]
A Damdgpu_pm.c131 if (adev->in_suspend && !adev->in_runpm) in amdgpu_get_power_dpm_state()
166 if (adev->in_suspend && !adev->in_runpm) in amdgpu_set_power_dpm_state()
274 if (adev->in_suspend && !adev->in_runpm) in amdgpu_get_power_dpm_force_performance_level()
318 if (adev->in_suspend && !adev->in_runpm) in amdgpu_set_power_dpm_force_performance_level()
421 if (adev->in_suspend && !adev->in_runpm) in amdgpu_get_pp_num_states()
463 if (adev->in_suspend && !adev->in_runpm) in amdgpu_get_pp_cur_state()
501 if (adev->in_suspend && !adev->in_runpm) in amdgpu_get_pp_force_state()
523 if (adev->in_suspend && !adev->in_runpm) in amdgpu_set_pp_force_state()
585 if (adev->in_suspend && !adev->in_runpm) in amdgpu_get_pp_table()
625 if (adev->in_suspend && !adev->in_runpm) in amdgpu_set_pp_table()
[all …]

Completed in 155 milliseconds

12345678910>>...27