/linux/drivers/memory/ |
A D | stm32-fmc2-ebi.c | 181 u32 bcr; in stm32_fmc2_ebi_check_mux() local 199 if ((bcr & FMC2_BCR_MTYP) == val && bcr & FMC2_BCR_BURSTEN) in stm32_fmc2_ebi_check_waitcfg() 209 u32 bcr; in stm32_fmc2_ebi_check_sync_trans() local 223 u32 bcr; in stm32_fmc2_ebi_check_async_trans() local 227 if (!(bcr & FMC2_BCR_BURSTEN) || !(bcr & FMC2_BCR_CBURSTRW)) in stm32_fmc2_ebi_check_async_trans() 241 if ((bcr & FMC2_BCR_MTYP) == val && bcr & FMC2_BCR_BURSTEN) in stm32_fmc2_ebi_check_cpsize() 259 if ((!(bcr & FMC2_BCR_BURSTEN) || !(bcr & FMC2_BCR_CBURSTRW)) && in stm32_fmc2_ebi_check_address_hold() 270 u32 bcr, bcr1; in stm32_fmc2_ebi_check_clk_period() local 276 bcr1 = bcr; in stm32_fmc2_ebi_check_clk_period() 987 u32 bcr; in stm32_fmc2_ebi_nwait_used_by_ctrls() local [all …]
|
/linux/drivers/mtd/spi-nor/controllers/ |
A D | intel-spi-pci.c | 32 u32 bcr; in intel_spi_pci_probe() local 45 pci_read_config_dword(pdev, BCR, &bcr); in intel_spi_pci_probe() 46 if (!(bcr & BCR_WPD)) { in intel_spi_pci_probe() 47 bcr |= BCR_WPD; in intel_spi_pci_probe() 48 pci_write_config_dword(pdev, BCR, bcr); in intel_spi_pci_probe() 49 pci_read_config_dword(pdev, BCR, &bcr); in intel_spi_pci_probe() 51 info->writeable = !!(bcr & BCR_WPD); in intel_spi_pci_probe()
|
/linux/arch/arc/include/asm/ |
A D | dsp-impl.h | 131 struct bcr_generic bcr; 133 READ_BCR(ARC_AUX_DSP_BUILD, bcr); 134 return !!bcr.ver; 139 struct bcr_generic bcr; 141 READ_BCR(ARC_AUX_AGU_BUILD, bcr); 142 return !!bcr.ver;
|
/linux/drivers/i2c/busses/ |
A D | i2c-synquacer.c | 261 unsigned char bsr, bcr; in synquacer_i2c_master_start() local 269 bcr = readb(i2c->base + SYNQUACER_I2C_REG_BCR); in synquacer_i2c_master_start() 273 !(bcr & SYNQUACER_I2C_BCR_MSS)) { in synquacer_i2c_master_start() 280 writeb(bcr | SYNQUACER_I2C_BCR_SCC, in synquacer_i2c_master_start() 283 if (bcr & SYNQUACER_I2C_BCR_MSS) { in synquacer_i2c_master_start() 289 writeb(bcr | SYNQUACER_I2C_BCR_MSS | in synquacer_i2c_master_start() 298 bcr = readb(i2c->base + SYNQUACER_I2C_REG_BCR); in synquacer_i2c_master_start() 302 !(bcr & SYNQUACER_I2C_BCR_MSS)) { in synquacer_i2c_master_start() 362 unsigned char bsr, bcr; in synquacer_i2c_isr() local 369 if (bcr & SYNQUACER_I2C_BCR_BER) { in synquacer_i2c_isr() [all …]
|
/linux/drivers/net/can/cc770/ |
A D | cc770_isa.c | 74 static u8 bcr[MAXDEV] = {[0 ... (MAXDEV - 1)] = 0xff}; variable 99 module_param_array(bcr, byte, NULL, 0444); 100 MODULE_PARM_DESC(bcr, "Bus configuration register (default=0x40 [CBY])"); 246 if (bcr[idx] != 0xff) in cc770_isa_probe() 247 priv->bus_config = bcr[idx]; in cc770_isa_probe() 248 else if (bcr[0] != 0xff) in cc770_isa_probe() 249 priv->bus_config = bcr[0]; in cc770_isa_probe()
|
A D | cc770_platform.c | 153 priv->bus_config = pdata->bcr; in cc770_get_platform_data()
|
/linux/drivers/i3c/master/mipi-i3c-hci/ |
A D | dct_v1.c | 21 u64 *pid, unsigned int *dcr, unsigned int *bcr) in i3c_hci_dct_get_val() argument 35 *bcr = FIELD_GET(W2_MASK(79, 72), dct_entry_data[2]); in i3c_hci_dct_get_val()
|
A D | cmd_v2.c | 246 unsigned int dcr, bcr; in hci_cmd_v2_daa() local 294 bcr = FIELD_GET(W1_MASK(55, 48), device_id[1]); in hci_cmd_v2_daa() 297 next_addr, pid, dcr, bcr); in hci_cmd_v2_daa()
|
A D | cmd_v1.c | 298 unsigned int dcr, bcr; in hci_cmd_v1_daa() local 351 i3c_hci_dct_get_val(hci, 0, &pid, &dcr, &bcr); in hci_cmd_v1_daa() 353 next_addr, pid, dcr, bcr); in hci_cmd_v1_daa()
|
A D | dct.h | 14 u64 *pid, unsigned int *dcr, unsigned int *bcr);
|
/linux/include/linux/i3c/ |
A D | device.h | 86 #define I3C_BCR_DEVICE_ROLE(bcr) ((bcr) & GENMASK(7, 6)) argument 120 u8 bcr; member
|
A D | ccc.h | 116 u8 bcr; member 188 u8 bcr; member
|
/linux/arch/arc/kernel/ |
A D | setup.c | 167 struct bcr_generic bcr; in read_arc_build_cfg_regs() local 238 READ_BCR(ARC_REG_SMART_BCR, bcr); in read_arc_build_cfg_regs() 239 cpu->extn.smart = bcr.ver ? 1 : 0; in read_arc_build_cfg_regs() 241 READ_BCR(ARC_REG_RTT_BCR, bcr); in read_arc_build_cfg_regs() 242 cpu->extn.rtt = bcr.ver ? 1 : 0; in read_arc_build_cfg_regs() 252 struct bcr_generic bcr = *(struct bcr_generic *)&isa; in read_arc_build_cfg_regs() local 253 cpu->isa.atomic = bcr.info & 1; in read_arc_build_cfg_regs()
|
/linux/tools/testing/selftests/kvm/aarch64/ |
A D | debug-exceptions.c | 69 uint32_t bcr; in install_hw_bp() local 72 bcr = DBGBCR_LEN8 | DBGBCR_EXEC | DBGBCR_EL1 | DBGBCR_E; in install_hw_bp() 73 write_sysreg(bcr, dbgbcr0_el1); in install_hw_bp()
|
/linux/include/soc/arc/ |
A D | mcip.h | 91 #define mcip_idu_bcr_to_nr_irqs(bcr) (4 * (1 << (bcr).cirqnum)) argument
|
/linux/drivers/i3c/ |
A D | master.c | 141 ret = sprintf(buf, "%x\n", desc->info.bcr); in bcr_show() 146 static DEVICE_ATTR_RO(bcr); 915 if (I3C_BCR_DEVICE_ROLE(i3cdev->info.bcr) == in i3c_master_defslvs_locked() 934 defslvs->master.bcr = master->this->info.bcr; in i3c_master_defslvs_locked() 951 desc->bcr = i3cdev->info.bcr; in i3c_master_defslvs_locked() 1019 if (!(info->bcr & I3C_BCR_IBI_PAYLOAD)) in i3c_master_getmrl_locked() 1189 info->bcr = getbcr->bcr; in i3c_master_getbcr_locked() 1249 if (dev->info.bcr & I3C_BCR_MAX_DATA_SPEED_LIM) { in i3c_master_retrieve_dev_info() 1255 if (dev->info.bcr & I3C_BCR_IBI_PAYLOAD) in i3c_master_retrieve_dev_info() 1261 if (dev->info.bcr & I3C_BCR_HDR_CAP) { in i3c_master_retrieve_dev_info() [all …]
|
/linux/include/linux/can/platform/ |
A D | cc770.h | 31 u8 bcr; /* Bus Configuration Register */ member
|
/linux/drivers/net/can/rcar/ |
A D | rcar_can.c | 65 u8 bcr[3]; /* Bit Configuration Register */ member 431 u32 bcr; in rcar_can_set_bittiming() local 433 bcr = RCAR_CAN_BCR_TSEG1(bt->phase_seg1 + bt->prop_seg - 1) | in rcar_can_set_bittiming() 440 writel((bcr << 8) | priv->clock_select, &priv->regs->bcr); in rcar_can_set_bittiming()
|
/linux/drivers/mfd/ |
A D | lpc_ich.c | 1092 u32 spi_base, rcba, bcr; in lpc_ich_init_spi() local 1116 pci_read_config_dword(dev, BCR, &bcr); in lpc_ich_init_spi() 1117 info->writeable = !!(bcr & BCR_WPD); in lpc_ich_init_spi() 1138 pci_bus_read_config_dword(bus, spi, BCR, &bcr); in lpc_ich_init_spi() 1139 info->writeable = !!(bcr & BCR_WPD); in lpc_ich_init_spi()
|
/linux/sound/soc/fsl/ |
A D | fsl_dma.h | 20 __be32 bcr; /* Byte count register */ member
|
A D | fsl_dma.c | 447 out_be32(&dma_channel->bcr, 0); in fsl_dma_open() 759 out_be32(&dma_channel->bcr, 0); in fsl_dma_hw_free()
|
/linux/arch/powerpc/include/asm/ |
A D | mpc5121.h | 32 u32 bcr; /* Bread Crumb Register */ member
|
/linux/arch/arm64/include/asm/ |
A D | hw_breakpoint.h | 94 #define AARCH64_DBG_REG_NAME_BCR bcr
|
/linux/Documentation/ABI/testing/ |
A D | sysfs-bus-i3c | 46 What: /sys/bus/i3c/devices/i3c-<bus-id>/bcr 106 What: /sys/bus/i3c/devices/i3c-<bus-id>/<bus-id>-<device-pid>/bcr
|
/linux/drivers/i3c/master/ |
A D | i3c-master-cdns.c | 300 #define DEV_ID_RR2_BCR(bcr) ((bcr) << 8) argument 1057 info->bcr = rr >> 8; in cdns_i3c_master_dev_rr_to_info() 1275 if (info.bcr & I3C_BCR_HDR_CAP) in cdns_i3c_master_bus_init() 1446 sircfg = SIR_MAP_DEV_ROLE(dev->info.bcr >> 6) | in cdns_i3c_master_enable_ibi() 1451 if (dev->info.bcr & I3C_BCR_MAX_DATA_SPEED_LIM) in cdns_i3c_master_enable_ibi()
|