Searched refs:cfgcr2 (Results 1 – 3 of 3) sorted by relevance
| /linux/drivers/gpu/drm/i915/display/ |
| A D | intel_dpll_mgr.c | 1128 i915_reg_t ctl, cfgcr1, cfgcr2; member
1142 .cfgcr2 = DPLL_CFGCR2(SKL_DPLL1),
1148 .cfgcr2 = DPLL_CFGCR2(SKL_DPLL2),
1154 .cfgcr2 = DPLL_CFGCR2(SKL_DPLL3),
1184 intel_de_write(dev_priv, regs[id].cfgcr2, pll->state.hw_state.cfgcr2); in skl_ddi_pll_enable()
1246 hw_state->cfgcr2 = intel_de_read(dev_priv, regs[id].cfgcr2); in skl_ddi_pll_get_hw_state()
1540 u32 ctrl1, cfgcr1, cfgcr2; in skl_ddi_hdmi_pll_dividers() local
1571 crtc_state->dpll_hw_state.cfgcr2 = cfgcr2; in skl_ddi_hdmi_pll_dividers()
1582 p0 = pll_state->cfgcr2 & DPLL_CFGCR2_PDIV_MASK; in skl_ddi_wrpll_get_freq()
1583 p2 = pll_state->cfgcr2 & DPLL_CFGCR2_KDIV_MASK; in skl_ddi_wrpll_get_freq()
[all …]
|
| A D | intel_dpll_mgr.h | 205 u32 cfgcr1, cfgcr2; member
|
| A D | intel_display.c | 7741 PIPE_CONF_CHECK_X(dpll_hw_state.cfgcr2); in intel_pipe_config_compare()
|
Completed in 31 milliseconds