Home
last modified time | relevance | path

Searched refs:chunk_hdl_adjust_cur0 (Results 1 – 10 of 10) sorted by relevance

/linux/drivers/gpu/drm/amd/display/dc/dml/
A Ddisplay_rq_dlg_helpers.c302 dlg_regs->chunk_hdl_adjust_cur0); in print__dlg_regs_st()
A Ddisplay_mode_structs.h479 unsigned int chunk_hdl_adjust_cur0; member
A Ddml1_display_rq_dlg_calc.c1741 disp_dlg_regs->chunk_hdl_adjust_cur0 = 3; in dml1_rq_dlg_get_dlg_params()
/linux/drivers/gpu/drm/amd/display/dc/dcn10/
A Ddcn10_hw_sequencer_debug.c274 …dlg_regs->refcyc_per_line_delivery_c, dlg_regs->chunk_hdl_adjust_cur0, dlg_regs->dst_y_offset_cur1, in dcn10_get_dlg_states()
A Ddcn10_hw_sequencer.c250 …dlg_regs->refcyc_per_line_delivery_c, dlg_regs->chunk_hdl_adjust_cur0, dlg_regs->dst_y_offset_cur1, in dcn10_log_hubp_states()
/linux/drivers/gpu/drm/amd/display/dc/dml/dcn20/
A Ddisplay_rq_dlg_calc_20.c1505 disp_dlg_regs->chunk_hdl_adjust_cur0 = 3; in dml20_rq_dlg_get_dlg_params()
A Ddisplay_rq_dlg_calc_20v2.c1506 disp_dlg_regs->chunk_hdl_adjust_cur0 = 3; in dml20v2_rq_dlg_get_dlg_params()
/linux/drivers/gpu/drm/amd/display/dc/dml/dcn21/
A Ddisplay_rq_dlg_calc_21.c1613 disp_dlg_regs->chunk_hdl_adjust_cur0 = 3; in dml_rq_dlg_get_dlg_params()
/linux/drivers/gpu/drm/amd/display/dc/dml/dcn30/
A Ddisplay_rq_dlg_calc_30.c1787 disp_dlg_regs->chunk_hdl_adjust_cur0 = 3; in dml_rq_dlg_get_dlg_params()
/linux/drivers/gpu/drm/amd/display/dc/dml/dcn31/
A Ddisplay_rq_dlg_calc_31.c1639 disp_dlg_regs->chunk_hdl_adjust_cur0 = 3; in dml_rq_dlg_get_dlg_params()

Completed in 34 milliseconds