Searched refs:clk_spd (Results 1 – 1 of 1) sorted by relevance
790 u32 clk_spd = conf->portmode == PHY_INTERFACE_MODE_5GBASER ? 1 : 0; in sparx5_port_pcs_high_set() local830 DEV10G_DEV_RST_CTRL_SPEED_SEL_SET(clk_spd), in sparx5_port_pcs_high_set()870 u32 clk_spd, gig_mode, tx_gap, hdx_gap_1, hdx_gap_2; in sparx5_port_config_low_set() local874 clk_spd = spd == SPEED_10 ? 0 : spd == SPEED_100 ? 1 : 2; in sparx5_port_config_low_set()908 spx5_rmw(DEV2G5_DEV_RST_CTRL_SPEED_SEL_SET(clk_spd) | in sparx5_port_config_low_set()
Completed in 6 milliseconds