Searched refs:cur_lock (Results 1 – 5 of 5) sorted by relevance
| /linux/drivers/gpu/drm/radeon/ |
| A D | radeon_cursor.c | 36 uint32_t cur_lock; in radeon_lock_cursor() local
41 cur_lock |= EVERGREEN_CURSOR_UPDATE_LOCK; in radeon_lock_cursor()
43 cur_lock &= ~EVERGREEN_CURSOR_UPDATE_LOCK; in radeon_lock_cursor()
46 cur_lock = RREG32(AVIVO_D1CUR_UPDATE + radeon_crtc->crtc_offset); in radeon_lock_cursor()
48 cur_lock |= AVIVO_D1CURSOR_UPDATE_LOCK; in radeon_lock_cursor()
50 cur_lock &= ~AVIVO_D1CURSOR_UPDATE_LOCK; in radeon_lock_cursor()
51 WREG32(AVIVO_D1CUR_UPDATE + radeon_crtc->crtc_offset, cur_lock); in radeon_lock_cursor()
53 cur_lock = RREG32(RADEON_CUR_OFFSET + radeon_crtc->crtc_offset); in radeon_lock_cursor()
55 cur_lock |= RADEON_CUR_LOCK; in radeon_lock_cursor()
57 cur_lock &= ~RADEON_CUR_LOCK; in radeon_lock_cursor()
[all …]
|
| /linux/drivers/gpu/drm/amd/amdgpu/ |
| A D | dce_v10_0.c | 2286 uint32_t cur_lock; in dce_v10_0_lock_cursor() local
2288 cur_lock = RREG32(mmCUR_UPDATE + amdgpu_crtc->crtc_offset); in dce_v10_0_lock_cursor()
2290 cur_lock = REG_SET_FIELD(cur_lock, CUR_UPDATE, CURSOR_UPDATE_LOCK, 1); in dce_v10_0_lock_cursor()
2292 cur_lock = REG_SET_FIELD(cur_lock, CUR_UPDATE, CURSOR_UPDATE_LOCK, 0); in dce_v10_0_lock_cursor()
2293 WREG32(mmCUR_UPDATE + amdgpu_crtc->crtc_offset, cur_lock); in dce_v10_0_lock_cursor()
|
| A D | dce_v11_0.c | 2362 uint32_t cur_lock; in dce_v11_0_lock_cursor() local
2364 cur_lock = RREG32(mmCUR_UPDATE + amdgpu_crtc->crtc_offset); in dce_v11_0_lock_cursor()
2366 cur_lock = REG_SET_FIELD(cur_lock, CUR_UPDATE, CURSOR_UPDATE_LOCK, 1); in dce_v11_0_lock_cursor()
2368 cur_lock = REG_SET_FIELD(cur_lock, CUR_UPDATE, CURSOR_UPDATE_LOCK, 0); in dce_v11_0_lock_cursor()
2369 WREG32(mmCUR_UPDATE + amdgpu_crtc->crtc_offset, cur_lock); in dce_v11_0_lock_cursor()
|
| A D | dce_v8_0.c | 2193 uint32_t cur_lock; in dce_v8_0_lock_cursor() local
2195 cur_lock = RREG32(mmCUR_UPDATE + amdgpu_crtc->crtc_offset); in dce_v8_0_lock_cursor()
2197 cur_lock |= CUR_UPDATE__CURSOR_UPDATE_LOCK_MASK; in dce_v8_0_lock_cursor()
2199 cur_lock &= ~CUR_UPDATE__CURSOR_UPDATE_LOCK_MASK; in dce_v8_0_lock_cursor()
2200 WREG32(mmCUR_UPDATE + amdgpu_crtc->crtc_offset, cur_lock); in dce_v8_0_lock_cursor()
|
| A D | dce_v6_0.c | 2181 uint32_t cur_lock; in dce_v6_0_lock_cursor() local
2183 cur_lock = RREG32(mmCUR_UPDATE + amdgpu_crtc->crtc_offset); in dce_v6_0_lock_cursor()
2185 cur_lock |= CUR_UPDATE__CURSOR_UPDATE_LOCK_MASK; in dce_v6_0_lock_cursor()
2187 cur_lock &= ~CUR_UPDATE__CURSOR_UPDATE_LOCK_MASK; in dce_v6_0_lock_cursor()
2188 WREG32(mmCUR_UPDATE + amdgpu_crtc->crtc_offset, cur_lock); in dce_v6_0_lock_cursor()
|
Completed in 29 milliseconds