Searched refs:cw0 (Results 1 – 8 of 8) sorted by relevance
| /linux/drivers/gpu/drm/amd/display/dmub/src/ |
| A D | dmub_dcn30.c | 88 const struct dmub_window *cw0, in dmub_dcn30_backdoor_load() argument
100 dmub_dcn30_translate_addr(&cw0->offset, fb_base, fb_offset, &offset); in dmub_dcn30_backdoor_load()
104 REG_WRITE(DMCUB_REGION3_CW0_BASE_ADDRESS, cw0->region.base); in dmub_dcn30_backdoor_load()
106 DMCUB_REGION3_CW0_TOP_ADDRESS, cw0->region.top, in dmub_dcn30_backdoor_load()
|
| A D | dmub_dcn20.c | 155 const struct dmub_window *cw0, in dmub_dcn20_backdoor_load() argument
167 dmub_dcn20_translate_addr(&cw0->offset, fb_base, fb_offset, &offset); in dmub_dcn20_backdoor_load()
171 REG_WRITE(DMCUB_REGION3_CW0_BASE_ADDRESS, cw0->region.base); in dmub_dcn20_backdoor_load()
173 DMCUB_REGION3_CW0_TOP_ADDRESS, cw0->region.top, in dmub_dcn20_backdoor_load()
|
| A D | dmub_dcn31.c | 144 const struct dmub_window *cw0, in dmub_dcn31_backdoor_load() argument
154 dmub_dcn31_translate_addr(&cw0->offset, fb_base, fb_offset, &offset); in dmub_dcn31_backdoor_load()
158 REG_WRITE(DMCUB_REGION3_CW0_BASE_ADDRESS, cw0->region.base); in dmub_dcn31_backdoor_load()
160 DMCUB_REGION3_CW0_TOP_ADDRESS, cw0->region.top, in dmub_dcn31_backdoor_load()
|
| A D | dmub_srv.c | 457 struct dmub_window cw0, cw1, cw2, cw3, cw4, cw5, cw6; in dmub_srv_hw_init() local
476 cw0.offset.quad_part = inst_fb->gpu_addr; in dmub_srv_hw_init()
477 cw0.region.base = DMUB_CW0_BASE; in dmub_srv_hw_init()
478 cw0.region.top = cw0.region.base + inst_fb->size - 1; in dmub_srv_hw_init()
491 dmub->hw_funcs.backdoor_load(dmub, &cw0, &cw1); in dmub_srv_hw_init()
|
| A D | dmub_dcn30.h | 38 const struct dmub_window *cw0,
|
| A D | dmub_dcn20.h | 192 const struct dmub_window *cw0,
|
| A D | dmub_dcn31.h | 193 const struct dmub_window *cw0,
|
| /linux/drivers/gpu/drm/amd/display/dmub/ |
| A D | dmub_srv.h | 305 const struct dmub_window *cw0,
|
Completed in 14 milliseconds