| /linux/drivers/gpu/drm/amd/display/dc/dml/dcn301/ |
| A D | dcn301_fpu.c | 121 .dispclk_mhz = 1015.0,
133 .dispclk_mhz = 1015.0,
145 .dispclk_mhz = 1015.0,
157 .dispclk_mhz = 1015.0,
169 .dispclk_mhz = 1015.0,
280 clock_limits[i].dispclk_mhz = dcn3_01_soc.clock_limits[closest_clk_lvl].dispclk_mhz; in dcn301_update_bw_bounding_box()
375 …pipes[pipe_idx].clks_cfg.dispclk_mhz = get_dispclk_calculated(&context->bw_ctx.dml, pipes, pipe_cn… in dcn301_calculate_wm_and_dlg()
379 pipes[pipe_idx].clks_cfg.dispclk_mhz = context->bw_ctx.dml.soc.clock_limits[0].dispclk_mhz; in dcn301_calculate_wm_and_dlg()
382 if (dc->debug.min_disp_clk_khz > pipes[pipe_idx].clks_cfg.dispclk_mhz * 1000) in dcn301_calculate_wm_and_dlg()
383 pipes[pipe_idx].clks_cfg.dispclk_mhz = dc->debug.min_disp_clk_khz / 1000.0; in dcn301_calculate_wm_and_dlg()
|
| /linux/drivers/gpu/drm/amd/display/dc/dcn21/ |
| A D | dcn21_resource.c | 172 .dispclk_mhz = 600.0,
183 .dispclk_mhz = 654.55,
194 .dispclk_mhz = 757.89,
205 .dispclk_mhz = 847.06,
216 .dispclk_mhz = 900.00,
227 .dispclk_mhz = 1028.57,
238 .dispclk_mhz = 1107.69,
249 .dispclk_mhz = 1395.0,
261 .dispclk_mhz = 1395.0,
1574 low_pstate_lvl.dispclk_mhz = dcn2_1_soc.clock_limits[high_voltage_lvl].dispclk_mhz; in construct_low_pstate_lvl()
[all …]
|
| /linux/drivers/gpu/drm/amd/display/dc/dcn31/ |
| A D | dcn31_resource.c | 176 .dispclk_mhz = 1200.0,
185 .dispclk_mhz = 1200.0,
194 .dispclk_mhz = 1200.0,
203 .dispclk_mhz = 1200.0,
212 .dispclk_mhz = 1200.0,
1975 pipes[pipe_idx].clks_cfg.dispclk_mhz = context->bw_ctx.dml.soc.clock_limits[0].dispclk_mhz; in dcn31_calculate_wm_and_dlg_fp()
1979 pipes[pipe_idx].clks_cfg.dispclk_mhz = dc->debug.min_disp_clk_khz / 1000.0; in dcn31_calculate_wm_and_dlg_fp()
2075 if (clk_table->entries[i].dispclk_mhz > max_dispclk_mhz) in dcn31_update_bw_bounding_box()
2076 max_dispclk_mhz = clk_table->entries[i].dispclk_mhz; in dcn31_update_bw_bounding_box()
2099 clock_limits[i].dispclk_mhz = max_dispclk_mhz ? max_dispclk_mhz : in dcn31_update_bw_bounding_box()
[all …]
|
| /linux/drivers/gpu/drm/amd/display/dc/dcn20/ |
| A D | dcn20_resource.c | 239 .dispclk_mhz = 513.0,
250 .dispclk_mhz = 642.0,
261 .dispclk_mhz = 734.0,
272 .dispclk_mhz = 1100.0,
283 .dispclk_mhz = 1284.0,
295 .dispclk_mhz = 1284.0,
350 .dispclk_mhz = 513.0,
361 .dispclk_mhz = 642.0,
372 .dispclk_mhz = 734.0,
383 .dispclk_mhz = 1100.0,
[all …]
|
| /linux/drivers/gpu/drm/amd/amdgpu/ |
| A D | amdgpu_socbb.h | 33 uint32_t dispclk_mhz; member
|
| /linux/drivers/gpu/drm/amd/display/dc/dml/ |
| A D | display_mode_structs.h | 65 double dispclk_mhz; member
376 double dispclk_mhz; member
|
| A D | display_mode_vba.c | 288 mode_lib->vba.MaxDispclk[i] = soc->clock_limits[i].dispclk_mhz; in fetch_socbb_params()
888 if (mode_lib->vba.cache_pipes[0].clks_cfg.dispclk_mhz > 0.0) in ModeSupportAndSystemConfiguration()
889 mode_lib->vba.DISPCLK = mode_lib->vba.cache_pipes[0].clks_cfg.dispclk_mhz; in ModeSupportAndSystemConfiguration()
891 mode_lib->vba.DISPCLK = soc->clock_limits[mode_lib->vba.VoltageLevel].dispclk_mhz; in ModeSupportAndSystemConfiguration()
|
| A D | display_mode_lib.c | 256 dml_print("DML PARAMS: dispclk_mhz = %3.2f\n", clks_cfg->dispclk_mhz); in dml_log_pipe_params()
|
| A D | dml1_display_rq_dlg_calc.c | 1020 double dispclk_freq_in_mhz = e2e_pipe_param->clks_cfg.dispclk_mhz; in dml1_rq_dlg_get_dlg_params()
|
| /linux/drivers/gpu/drm/amd/display/dc/dcn201/ |
| A D | dcn201_resource.c | 146 .dispclk_mhz = 300.0,
157 .dispclk_mhz = 1200.0,
168 .dispclk_mhz = 1200.0,
179 .dispclk_mhz = 1200.0,
190 .dispclk_mhz = 1200.0,
|
| /linux/drivers/gpu/drm/amd/display/dc/dcn30/ |
| A D | dcn30_resource.c | 175 .dispclk_mhz = 562.0,
2253 …pipes[pipe_idx].clks_cfg.dispclk_mhz = get_dispclk_calculated(&context->bw_ctx.dml, pipes, pipe_cn… in dcn30_calculate_wm_and_dlg_fp()
2257 pipes[pipe_idx].clks_cfg.dispclk_mhz = context->bw_ctx.dml.soc.clock_limits[0].dispclk_mhz; in dcn30_calculate_wm_and_dlg_fp()
2260 if (dc->debug.min_disp_clk_khz > pipes[pipe_idx].clks_cfg.dispclk_mhz * 1000) in dcn30_calculate_wm_and_dlg_fp()
2261 pipes[pipe_idx].clks_cfg.dispclk_mhz = dc->debug.min_disp_clk_khz / 1000.0; in dcn30_calculate_wm_and_dlg_fp()
2412 if (bw_params->clk_table.entries[i].dispclk_mhz > max_dispclk_mhz) in dcn30_update_bw_bounding_box()
2413 max_dispclk_mhz = bw_params->clk_table.entries[i].dispclk_mhz; in dcn30_update_bw_bounding_box()
2423 max_dispclk_mhz = dcn3_0_soc.clock_limits[0].dispclk_mhz; in dcn30_update_bw_bounding_box()
2505 dcn3_0_soc.clock_limits[i].dispclk_mhz = max_dispclk_mhz; in dcn30_update_bw_bounding_box()
|
| /linux/drivers/gpu/drm/amd/display/dc/inc/hw/ |
| A D | clk_mgr.h | 91 unsigned int dispclk_mhz; member
|
| /linux/drivers/gpu/drm/amd/display/dc/dcn302/ |
| A D | dcn302_resource.c | 157 .dispclk_mhz = 562.0,
1312 if (bw_params->clk_table.entries[i].dispclk_mhz > max_dispclk_mhz) in dcn302_update_bw_bounding_box()
1313 max_dispclk_mhz = bw_params->clk_table.entries[i].dispclk_mhz; in dcn302_update_bw_bounding_box()
1322 max_dispclk_mhz = dcn3_02_soc.clock_limits[0].dispclk_mhz; in dcn302_update_bw_bounding_box()
1402 dcn3_02_soc.clock_limits[i].dispclk_mhz = max_dispclk_mhz; in dcn302_update_bw_bounding_box()
|
| /linux/drivers/gpu/drm/amd/display/dc/dcn303/ |
| A D | dcn303_resource.c | 139 .dispclk_mhz = 1217.0,
1242 if (bw_params->clk_table.entries[i].dispclk_mhz > max_dispclk_mhz) in dcn303_update_bw_bounding_box()
1243 max_dispclk_mhz = bw_params->clk_table.entries[i].dispclk_mhz; in dcn303_update_bw_bounding_box()
1252 max_dispclk_mhz = dcn3_03_soc.clock_limits[0].dispclk_mhz; in dcn303_update_bw_bounding_box()
1330 dcn3_03_soc.clock_limits[i].dispclk_mhz = max_dispclk_mhz; in dcn303_update_bw_bounding_box()
|
| /linux/drivers/gpu/drm/amd/display/dc/clk_mgr/dcn30/ |
| A D | dcn30_clk_mgr.c | 201 &clk_mgr_base->bw_params->clk_table.entries[0].dispclk_mhz, in dcn3_init_clocks()
|
| /linux/drivers/gpu/drm/amd/display/dc/clk_mgr/dcn31/ |
| A D | dcn31_clk_mgr.c | 599 bw_params->clk_table.entries[i].dispclk_mhz = max_dispclk; in dcn31_clk_mgr_helper_populate_bw_params()
|
| /linux/drivers/gpu/drm/amd/display/dc/dml/dcn20/ |
| A D | display_rq_dlg_calc_20.c | 814 double dispclk_freq_in_mhz = clks->dispclk_mhz; in dml20_rq_dlg_get_dlg_params()
|
| A D | display_rq_dlg_calc_20v2.c | 814 double dispclk_freq_in_mhz = clks->dispclk_mhz; in dml20v2_rq_dlg_get_dlg_params()
|
| A D | display_mode_vba_20.c | 1260 mode_lib->vba.soc.clock_limits[mode_lib->vba.soc.num_states].dispclk_mhz, in dml20_DISPCLKDPPCLKDCFCLKDeepSleepPrefetchParametersWatermarksAndPerformanceCalculation()
|
| A D | display_mode_vba_20v2.c | 1320 mode_lib->vba.soc.clock_limits[mode_lib->vba.soc.num_states].dispclk_mhz, in dml20v2_DISPCLKDPPCLKDCFCLKDeepSleepPrefetchParametersWatermarksAndPerformanceCalculation()
|
| /linux/drivers/gpu/drm/amd/display/dc/dml/dcn21/ |
| A D | display_rq_dlg_calc_21.c | 860 double dispclk_freq_in_mhz = clks->dispclk_mhz; in dml_rq_dlg_get_dlg_params()
|
| A D | display_mode_vba_21.c | 1642 mode_lib->vba.soc.clock_limits[mode_lib->vba.soc.num_states - 1].dispclk_mhz, in DISPCLKDPPCLKDCFCLKDeepSleepPrefetchParametersWatermarksAndPerformanceCalculation()
|
| /linux/drivers/gpu/drm/amd/display/dc/dml/dcn30/ |
| A D | display_rq_dlg_calc_30.c | 1014 double dispclk_freq_in_mhz = clks->dispclk_mhz; in dml_rq_dlg_get_dlg_params()
|
| A D | display_mode_vba_30.c | 2056 v->soc.clock_limits[mode_lib->soc.num_states - 1].dispclk_mhz, in DISPCLKDPPCLKDCFCLKDeepSleepPrefetchParametersWatermarksAndPerformanceCalculation()
|
| /linux/drivers/gpu/drm/amd/display/dc/calcs/ |
| A D | dcn_calcs.c | 495 input->clks_cfg.dispclk_mhz = v->dispclk; in dcn_bw_calc_rq_dlg_ttu()
|