Home
last modified time | relevance | path

Searched refs:dpm_levels (Results 1 – 25 of 26) sorted by relevance

12

/linux/drivers/gpu/drm/amd/pm/powerplay/hwmgr/
A Dvega12_hwmgr.c619 dpm_table->dpm_levels[i].value = clk; in vega12_setup_single_dpm_table()
620 dpm_table->dpm_levels[i].enabled = true; in vega12_setup_single_dpm_table()
796 dpm_table->dpm_levels[min_level].value;
1095 if (table->dpm_levels[i].enabled) in vega12_find_lowest_dpm_level()
1101 table->dpm_levels[i].enabled = true; in vega12_find_lowest_dpm_level()
1116 if (table->dpm_levels[i].enabled) in vega12_find_highest_dpm_level()
1122 table->dpm_levels[i].enabled = true; in vega12_find_highest_dpm_level()
1841 dpm_table->dpm_levels[i].value * 1000; in vega12_get_sclks()
1902 dpm_table->dpm_levels[i].value * 1000; in vega12_get_dcefclocks()
1930 dpm_table->dpm_levels[i].value * 1000; in vega12_get_socclocks()
[all …]
A Dvega20_hwmgr.c576 dpm_table->dpm_levels[i].value = clk; in vega20_setup_single_dpm_table()
577 dpm_table->dpm_levels[i].enabled = true; in vega20_setup_single_dpm_table()
1778 if (table->dpm_levels[i].enabled) in vega20_find_lowest_dpm_level()
1783 table->dpm_levels[i].enabled = true; in vega20_find_lowest_dpm_level()
1805 if (table->dpm_levels[i].enabled) in vega20_find_highest_dpm_level()
1810 table->dpm_levels[i].enabled = true; in vega20_find_highest_dpm_level()
2818 dpm_table->dpm_levels[i].value * 1000; in vega20_get_sclks()
2847 dpm_table->dpm_levels[i].value * 1000; in vega20_get_memclocks()
2871 dpm_table->dpm_levels[i].value * 1000; in vega20_get_dcefclocks()
2893 dpm_table->dpm_levels[i].value * 1000; in vega20_get_socclocks()
[all …]
A Dvega10_hwmgr.c1732 dpm_table->dpm_levels[i].value, in vega10_populate_all_graphic_levels()
1742 dpm_table->dpm_levels[j].value, in vega10_populate_all_graphic_levels()
1756 dpm_table->dpm_levels[i].value, in vega10_populate_all_graphic_levels()
1766 dpm_table->dpm_levels[j].value, in vega10_populate_all_graphic_levels()
1882 dpm_table->dpm_levels[i].value, in vega10_populate_all_memory_levels()
1893 dpm_table->dpm_levels[j].value, in vega10_populate_all_memory_levels()
2019 dpm_table->dpm_levels[i].value, in vega10_populate_smc_vce_levels()
4963 golden_sclk_table->dpm_levels in vega10_set_sclk_od()
4966 golden_sclk_table->dpm_levels in vega10_set_sclk_od()
5014 golden_mclk_table->dpm_levels in vega10_set_mclk_od()
[all …]
A Dsmu7_hwmgr.c4040 if (sclk == sclk_table->dpm_levels[i].value) in smu7_find_dpm_states_clocks_in_dpm_table()
4047 sclk_table->dpm_levels[i-1].value = sclk; in smu7_find_dpm_states_clocks_in_dpm_table()
4060 if (mclk == mclk_table->dpm_levels[i].value) in smu7_find_dpm_states_clocks_in_dpm_table()
4067 mclk_table->dpm_levels[i-1].value = mclk; in smu7_find_dpm_states_clocks_in_dpm_table()
4094 dpm_table->pcie_speed_table.dpm_levels in smu7_get_maximum_link_speed()
4249 dpm_table->dpm_levels[i].enabled = false; in smu7_trim_single_dpm_states()
4251 dpm_table->dpm_levels[i].enabled = true; in smu7_trim_single_dpm_states()
4930 i, sclk_table->dpm_levels[i].value / 100, in smu7_print_clock_levels()
4945 i, mclk_table->dpm_levels[i].value / 100, in smu7_print_clock_levels()
5365 mclk_table->dpm_levels[0].value; in smu7_get_max_high_clocks()
[all …]
A Dsmu7_hwmgr.h100 struct smu7_dpm_level dpm_levels[MAX_REGULAR_DPM_NUMBER]; member
A Dvega10_hwmgr.h136 struct vega10_dpm_level dpm_levels[MAX_REGULAR_DPM_NUMBER]; member
A Dvega12_hwmgr.h110 struct vega12_dpm_level dpm_levels[MAX_REGULAR_DPM_NUMBER]; member
A Dvega20_hwmgr.h162 struct vega20_dpm_level dpm_levels[MAX_REGULAR_DPM_NUMBER]; member
/linux/drivers/gpu/drm/amd/pm/swsmu/smu13/
A Daldebaran_ppt.c309 dpm_table->dpm_levels[0].enabled = true; in aldebaran_set_default_dpm_table()
310 dpm_table->min = dpm_table->dpm_levels[0].value; in aldebaran_set_default_dpm_table()
320 dpm_table->dpm_levels[0].enabled = true; in aldebaran_set_default_dpm_table()
322 dpm_table->dpm_levels[1].enabled = true; in aldebaran_set_default_dpm_table()
328 dpm_table->dpm_levels[0].enabled = true; in aldebaran_set_default_dpm_table()
344 dpm_table->dpm_levels[0].enabled = true; in aldebaran_set_default_dpm_table()
360 dpm_table->dpm_levels[0].enabled = true; in aldebaran_set_default_dpm_table()
549 dpm_table->dpm_levels[i].value * 1000; in aldebaran_get_clk_table()
866 i, single_dpm_table->dpm_levels[i].value, in aldebaran_print_clk_levels()
889 i, single_dpm_table->dpm_levels[i].value, in aldebaran_print_clk_levels()
[all …]
A Daldebaran_ppt.h49 struct aldebaran_dpm_level dpm_levels[MAX_DPM_NUMBER]; member
A Dsmu_v13_0.c1830 single_dpm_table->dpm_levels[i].value = clk; in smu_v13_0_set_single_dpm_table()
1831 single_dpm_table->dpm_levels[i].enabled = true; in smu_v13_0_set_single_dpm_table()
/linux/drivers/gpu/drm/amd/pm/swsmu/smu11/
A Dnavi10_ppt.c998 dpm_table->dpm_levels[0].enabled = true; in navi10_set_default_dpm_table()
1016 dpm_table->dpm_levels[0].enabled = true; in navi10_set_default_dpm_table()
1034 dpm_table->dpm_levels[0].enabled = true; in navi10_set_default_dpm_table()
1052 dpm_table->dpm_levels[0].enabled = true; in navi10_set_default_dpm_table()
1070 dpm_table->dpm_levels[0].enabled = true; in navi10_set_default_dpm_table()
1088 dpm_table->dpm_levels[0].enabled = true; in navi10_set_default_dpm_table()
1106 dpm_table->dpm_levels[0].enabled = true; in navi10_set_default_dpm_table()
2067 uint16_t *dpm_levels = NULL; in navi10_get_uclk_dpm_states() local
2077 dpm_levels = driver_ppt->FreqTableUclk; in navi10_get_uclk_dpm_states()
2085 *clocks_in_khz = (*dpm_levels) * 1000; in navi10_get_uclk_dpm_states()
[all …]
A Darcturus_ppt.c359 dpm_table->dpm_levels[0].enabled = true; in arcturus_set_default_dpm_table()
360 dpm_table->min = dpm_table->dpm_levels[0].value; in arcturus_set_default_dpm_table()
361 dpm_table->max = dpm_table->dpm_levels[0].value; in arcturus_set_default_dpm_table()
377 dpm_table->dpm_levels[0].enabled = true; in arcturus_set_default_dpm_table()
378 dpm_table->min = dpm_table->dpm_levels[0].value; in arcturus_set_default_dpm_table()
395 dpm_table->dpm_levels[0].enabled = true; in arcturus_set_default_dpm_table()
413 dpm_table->dpm_levels[0].enabled = true; in arcturus_set_default_dpm_table()
595 dpm_table->dpm_levels[i].value * 1000; in arcturus_get_clk_table()
887 i, single_dpm_table->dpm_levels[i].value, in arcturus_print_clk_levels()
910 i, single_dpm_table->dpm_levels[i].value, in arcturus_print_clk_levels()
[all …]
A Dsienna_cichlid_ppt.c690 dpm_table->dpm_levels[0].enabled = true; in sienna_cichlid_set_default_dpm_table()
708 dpm_table->dpm_levels[0].enabled = true; in sienna_cichlid_set_default_dpm_table()
726 dpm_table->dpm_levels[0].enabled = true; in sienna_cichlid_set_default_dpm_table()
744 dpm_table->dpm_levels[0].enabled = true; in sienna_cichlid_set_default_dpm_table()
807 dpm_table->dpm_levels[0].enabled = true; in sienna_cichlid_set_default_dpm_table()
825 dpm_table->dpm_levels[0].enabled = true; in sienna_cichlid_set_default_dpm_table()
843 dpm_table->dpm_levels[0].enabled = true; in sienna_cichlid_set_default_dpm_table()
1698 uint16_t *dpm_levels = NULL; in sienna_cichlid_get_uclk_dpm_states() local
1710 dpm_levels = table_member2; in sienna_cichlid_get_uclk_dpm_states()
1718 *clocks_in_khz = (*dpm_levels) * 1000; in sienna_cichlid_get_uclk_dpm_states()
[all …]
A Darcturus_ppt.h49 struct arcturus_dpm_level dpm_levels[MAX_DPM_NUMBER]; member
/linux/drivers/gpu/drm/radeon/
A Dci_dpm.c2580 if (dpm_table->dpm_levels[i-1].enabled) in ci_get_dpm_level_enable_mask_value()
3345 dpm_table->dpm_levels[i].enabled = false; in ci_reset_single_dpm_table()
3353 dpm_table->dpm_levels[index].enabled = true; in ci_setup_pcie_table_entry()
3509 if (value == table->dpm_levels[i].value) { in ci_find_boot_level()
3675 dpm_table->dpm_levels[i].enabled = false; in ci_trim_single_dpm_states()
3677 dpm_table->dpm_levels[i].enabled = true; in ci_trim_single_dpm_states()
3696 pcie_table->dpm_levels[i].enabled = true; in ci_trim_pcie_dpm_states()
3700 if (pcie_table->dpm_levels[i].enabled) { in ci_trim_pcie_dpm_states()
3702 if (pcie_table->dpm_levels[j].enabled) { in ci_trim_pcie_dpm_states()
3703 if ((pcie_table->dpm_levels[i].value == pcie_table->dpm_levels[j].value) && in ci_trim_pcie_dpm_states()
[all …]
A Dci_dpm.h65 struct ci_dpm_level dpm_levels[MAX_REGULAR_DPM_NUMBER]; member
/linux/drivers/gpu/drm/amd/pm/powerplay/smumgr/
A Dfiji_smumgr.c838 (uint8_t)dpm_table->pcie_speed_table.dpm_levels[i].value; in fiji_populate_smc_link_level()
840 dpm_table->pcie_speed_table.dpm_levels[i].param1); in fiji_populate_smc_link_level()
1024 dpm_table->sclk_table.dpm_levels[i].value, in fiji_populate_all_graphic_levels()
1235 PP_ASSERT_WITH_CODE((0 != dpm_table->mclk_table.dpm_levels[i].value), in fiji_populate_all_memory_levels()
1239 dpm_table->mclk_table.dpm_levels[i].value, in fiji_populate_all_memory_levels()
1316 data->dpm_table.sclk_table.dpm_levels[0].value; in fiji_populate_smc_acpi_level()
1374 data->dpm_table.mclk_table.dpm_levels[0].value; in fiji_populate_smc_acpi_level()
1395 data->dpm_table.mclk_table.dpm_levels[0].value, in fiji_populate_smc_acpi_level()
1535 data->dpm_table.sclk_table.dpm_levels[i].value, in fiji_program_memory_timing_parameters()
1536 data->dpm_table.mclk_table.dpm_levels[j].value, in fiji_program_memory_timing_parameters()
A Dpolaris10_smumgr.c827 (uint8_t)dpm_table->pcie_speed_table.dpm_levels[i].value; in polaris10_populate_smc_link_level()
829 dpm_table->pcie_speed_table.dpm_levels[i].param1); in polaris10_populate_smc_link_level()
1070 dpm_table->sclk_table.dpm_levels[i].value, in polaris10_populate_all_graphic_levels()
1084 dpm_table->sclk_table.dpm_levels[0].value, in polaris10_populate_all_graphic_levels()
1091 dividers.real_clock < dpm_table->sclk_table.dpm_levels[0].value ? in polaris10_populate_all_graphic_levels()
1224 PP_ASSERT_WITH_CODE((0 != dpm_table->mclk_table.dpm_levels[i].value), in polaris10_populate_all_memory_levels()
1228 dpm_table->mclk_table.dpm_levels[i].value, in polaris10_populate_all_memory_levels()
1340 data->dpm_table.mclk_table.dpm_levels[0].value, in polaris10_populate_smc_acpi_level()
1501 hw_data->dpm_table.sclk_table.dpm_levels[i].value, in polaris10_program_memory_timing_parameters()
1502 hw_data->dpm_table.mclk_table.dpm_levels[j].value, in polaris10_program_memory_timing_parameters()
[all …]
A Diceland_smumgr.c774 (uint8_t)dpm_table->pcie_speed_table.dpm_levels[i].value; in iceland_populate_smc_link_level()
776 (uint8_t)encode_pcie_lane_width(dpm_table->pcie_speed_table.dpm_levels[i].param1); in iceland_populate_smc_link_level()
982 dpm_table->sclk_table.dpm_levels[i].value, in iceland_populate_all_graphic_levels()
1362 PP_ASSERT_WITH_CODE((0 != dpm_table->mclk_table.dpm_levels[i].value), in iceland_populate_all_memory_levels()
1364 result = iceland_populate_single_memory_level(hwmgr, dpm_table->mclk_table.dpm_levels[i].value, in iceland_populate_all_memory_levels()
1624 (hwmgr, data->dpm_table.sclk_table.dpm_levels[i].value, in iceland_program_memory_timing_parameters()
1625 data->dpm_table.mclk_table.dpm_levels[j].value, in iceland_program_memory_timing_parameters()
1764 data->dpm_table.mclk_table.dpm_levels[i].value, in iceland_convert_mc_reg_table_to_smc()
A Dvegam_smumgr.c582 (uint8_t)dpm_table->pcie_speed_table.dpm_levels[i].value; in vegam_populate_smc_link_level()
584 dpm_table->pcie_speed_table.dpm_levels[i].param1); in vegam_populate_smc_link_level()
892 dpm_table->sclk_table.dpm_levels[i].value, in vegam_populate_all_graphic_levels()
1051 PP_ASSERT_WITH_CODE((0 != dpm_table->mclk_table.dpm_levels[i].value), in vegam_populate_all_memory_levels()
1055 dpm_table->mclk_table.dpm_levels[i].value, in vegam_populate_all_memory_levels()
1291 hw_data->dpm_table.sclk_table.dpm_levels[i].value, in vegam_program_memory_timing_parameters()
1292 hw_data->dpm_table.mclk_table.dpm_levels[j].value, in vegam_program_memory_timing_parameters()
A Dci_smumgr.c487 dpm_table->sclk_table.dpm_levels[i].value, in ci_populate_all_graphic_levels()
1006 (uint8_t)dpm_table->pcie_speed_table.dpm_levels[i].value; in ci_populate_smc_link_level()
1008 (uint8_t)encode_pcie_lane_width(dpm_table->pcie_speed_table.dpm_levels[i].param1); in ci_populate_smc_link_level()
1316 PP_ASSERT_WITH_CODE((0 != dpm_table->mclk_table.dpm_levels[i].value), in ci_populate_all_memory_levels()
1318 result = ci_populate_single_memory_level(hwmgr, dpm_table->mclk_table.dpm_levels[i].value, in ci_populate_all_memory_levels()
1662 (hwmgr, data->dpm_table.sclk_table.dpm_levels[i].value, in ci_program_memory_timing_parameters()
1663 data->dpm_table.mclk_table.dpm_levels[j].value, in ci_program_memory_timing_parameters()
1798 data->dpm_table.mclk_table.dpm_levels[i].value, in ci_convert_mc_reg_table_to_smc()
A Dtonga_smumgr.c517 (uint8_t)dpm_table->pcie_speed_table.dpm_levels[i].value; in tonga_populate_smc_link_level()
519 (uint8_t)encode_pcie_lane_width(dpm_table->pcie_speed_table.dpm_levels[i].param1); in tonga_populate_smc_link_level()
712 dpm_table->sclk_table.dpm_levels[i].value, in tonga_populate_all_graphic_levels()
1108 PP_ASSERT_WITH_CODE((0 != dpm_table->mclk_table.dpm_levels[i].value), in tonga_populate_all_memory_levels()
1113 dpm_table->mclk_table.dpm_levels[i].value, in tonga_populate_all_memory_levels()
1500 (hwmgr, data->dpm_table.sclk_table.dpm_levels[i].value, in tonga_program_memory_timing_parameters()
1501 data->dpm_table.mclk_table.dpm_levels[j].value, in tonga_program_memory_timing_parameters()
2143 data->dpm_table.mclk_table.dpm_levels[i].value, in tonga_convert_mc_reg_table_to_smc()
/linux/drivers/gpu/drm/amd/pm/inc/
A Dsmu_v13_0.h73 struct smu_13_0_dpm_clk_level dpm_levels[MAX_DPM_LEVELS]; member
A Dsmu_v11_0.h95 struct smu_11_0_dpm_clk_level dpm_levels[MAX_DPM_LEVELS]; member

Completed in 125 milliseconds

12