Home
last modified time | relevance | path

Searched refs:dppclk_mhz (Results 1 – 22 of 22) sorted by relevance

/linux/drivers/gpu/drm/amd/display/dc/dml/dcn301/
A Ddcn301_fpu.c120 .dppclk_mhz = 1015.0,
132 .dppclk_mhz = 1015.0,
144 .dppclk_mhz = 1015.0,
156 .dppclk_mhz = 1015.0,
168 .dppclk_mhz = 1015.0,
281 clock_limits[i].dppclk_mhz = dcn3_01_soc.clock_limits[closest_clk_lvl].dppclk_mhz; in dcn301_update_bw_bounding_box()
376 …pipes[pipe_idx].clks_cfg.dppclk_mhz = get_dppclk_calculated(&context->bw_ctx.dml, pipes, pipe_cnt,… in dcn301_calculate_wm_and_dlg()
380 pipes[pipe_idx].clks_cfg.dppclk_mhz = context->bw_ctx.dml.soc.clock_limits[0].dppclk_mhz; in dcn301_calculate_wm_and_dlg()
384 if (dc->debug.min_dpp_clk_khz > pipes[pipe_idx].clks_cfg.dppclk_mhz * 1000) in dcn301_calculate_wm_and_dlg()
385 pipes[pipe_idx].clks_cfg.dppclk_mhz = dc->debug.min_dpp_clk_khz / 1000.0; in dcn301_calculate_wm_and_dlg()
/linux/drivers/gpu/drm/amd/display/dc/dcn21/
A Ddcn21_resource.c173 .dppclk_mhz = 400.00,
184 .dppclk_mhz = 626.09,
195 .dppclk_mhz = 685.71,
206 .dppclk_mhz = 757.89,
217 .dppclk_mhz = 847.06,
228 .dppclk_mhz = 960.00,
239 .dppclk_mhz = 1028.57,
250 .dppclk_mhz = 1285.00,
262 .dppclk_mhz = 1285.0,
1575 low_pstate_lvl.dppclk_mhz = dcn2_1_soc.clock_limits[high_voltage_lvl].dppclk_mhz; in construct_low_pstate_lvl()
[all …]
/linux/drivers/gpu/drm/amd/display/dc/dcn20/
A Ddcn20_resource.c240 .dppclk_mhz = 513.0,
251 .dppclk_mhz = 642.0,
262 .dppclk_mhz = 734.0,
273 .dppclk_mhz = 1100.0,
284 .dppclk_mhz = 1284.0,
296 .dppclk_mhz = 1284.0,
351 .dppclk_mhz = 513.0,
362 .dppclk_mhz = 642.0,
373 .dppclk_mhz = 734.0,
384 .dppclk_mhz = 1100.0,
[all …]
/linux/drivers/gpu/drm/amd/display/dc/dcn31/
A Ddcn31_resource.c177 .dppclk_mhz = 1200.0,
186 .dppclk_mhz = 1200.0,
195 .dppclk_mhz = 1200.0,
204 .dppclk_mhz = 1200.0,
213 .dppclk_mhz = 1200.0,
1976 pipes[pipe_idx].clks_cfg.dppclk_mhz = context->bw_ctx.dml.soc.clock_limits[0].dppclk_mhz; in dcn31_calculate_wm_and_dlg_fp()
1981 pipes[pipe_idx].clks_cfg.dppclk_mhz = dc->debug.min_dpp_clk_khz / 1000.0; in dcn31_calculate_wm_and_dlg_fp()
2077 if (clk_table->entries[i].dppclk_mhz > max_dppclk_mhz) in dcn31_update_bw_bounding_box()
2078 max_dppclk_mhz = clk_table->entries[i].dppclk_mhz; in dcn31_update_bw_bounding_box()
2102 clock_limits[i].dppclk_mhz = max_dppclk_mhz ? max_dppclk_mhz : in dcn31_update_bw_bounding_box()
[all …]
/linux/drivers/gpu/drm/amd/amdgpu/
A Damdgpu_socbb.h35 uint32_t dppclk_mhz; member
/linux/drivers/gpu/drm/amd/display/dc/dml/
A Ddisplay_mode_structs.h68 double dppclk_mhz; member
374 double dppclk_mhz; member
A Ddisplay_mode_lib.c254 dml_print("DML PARAMS: dppclk_mhz = %3.2f\n", clks_cfg->dppclk_mhz); in dml_log_pipe_params()
A Ddisplay_mode_vba.c67 if (need_recalculate && pipes[0].clks_cfg.dppclk_mhz != 0) in dml_get_voltage_level()
284 mode_lib->vba.MaxDppclk[i] = soc->clock_limits[i].dppclk_mhz; in fetch_socbb_params()
555 mode_lib->vba.DPPCLK[mode_lib->vba.NumberOfActivePlanes] = clks->dppclk_mhz; in fetch_pipe_params()
A Ddml1_display_rq_dlg_calc.c1019 double dppclk_freq_in_mhz = e2e_pipe_param->clks_cfg.dppclk_mhz; in dml1_rq_dlg_get_dlg_params()
/linux/drivers/gpu/drm/amd/display/dc/dcn201/
A Ddcn201_resource.c147 .dppclk_mhz = 300.0,
158 .dppclk_mhz = 1200.0,
169 .dppclk_mhz = 1200.0,
180 .dppclk_mhz = 1200.0,
191 .dppclk_mhz = 1200.0,
/linux/drivers/gpu/drm/amd/display/dc/dcn30/
A Ddcn30_resource.c176 .dppclk_mhz = 300.0,
2254 …pipes[pipe_idx].clks_cfg.dppclk_mhz = get_dppclk_calculated(&context->bw_ctx.dml, pipes, pipe_cnt,… in dcn30_calculate_wm_and_dlg_fp()
2258 pipes[pipe_idx].clks_cfg.dppclk_mhz = context->bw_ctx.dml.soc.clock_limits[0].dppclk_mhz; in dcn30_calculate_wm_and_dlg_fp()
2262 if (dc->debug.min_dpp_clk_khz > pipes[pipe_idx].clks_cfg.dppclk_mhz * 1000) in dcn30_calculate_wm_and_dlg_fp()
2263 pipes[pipe_idx].clks_cfg.dppclk_mhz = dc->debug.min_dpp_clk_khz / 1000.0; in dcn30_calculate_wm_and_dlg_fp()
2414 if (bw_params->clk_table.entries[i].dppclk_mhz > max_dppclk_mhz) in dcn30_update_bw_bounding_box()
2415 max_dppclk_mhz = bw_params->clk_table.entries[i].dppclk_mhz; in dcn30_update_bw_bounding_box()
2425 max_dppclk_mhz = dcn3_0_soc.clock_limits[0].dppclk_mhz; in dcn30_update_bw_bounding_box()
2506 dcn3_0_soc.clock_limits[i].dppclk_mhz = max_dppclk_mhz; in dcn30_update_bw_bounding_box()
/linux/drivers/gpu/drm/amd/display/dc/inc/hw/
A Dclk_mgr.h92 unsigned int dppclk_mhz; member
/linux/drivers/gpu/drm/amd/display/dc/dcn302/
A Ddcn302_resource.c158 .dppclk_mhz = 300.0,
1314 if (bw_params->clk_table.entries[i].dppclk_mhz > max_dppclk_mhz) in dcn302_update_bw_bounding_box()
1315 max_dppclk_mhz = bw_params->clk_table.entries[i].dppclk_mhz; in dcn302_update_bw_bounding_box()
1324 max_dppclk_mhz = dcn3_02_soc.clock_limits[0].dppclk_mhz; in dcn302_update_bw_bounding_box()
1403 dcn3_02_soc.clock_limits[i].dppclk_mhz = max_dppclk_mhz; in dcn302_update_bw_bounding_box()
/linux/drivers/gpu/drm/amd/display/dc/dcn303/
A Ddcn303_resource.c140 .dppclk_mhz = 1217.0,
1244 if (bw_params->clk_table.entries[i].dppclk_mhz > max_dppclk_mhz) in dcn303_update_bw_bounding_box()
1245 max_dppclk_mhz = bw_params->clk_table.entries[i].dppclk_mhz; in dcn303_update_bw_bounding_box()
1254 max_dppclk_mhz = dcn3_03_soc.clock_limits[0].dppclk_mhz; in dcn303_update_bw_bounding_box()
1331 dcn3_03_soc.clock_limits[i].dppclk_mhz = max_dppclk_mhz; in dcn303_update_bw_bounding_box()
/linux/drivers/gpu/drm/amd/display/dc/clk_mgr/dcn30/
A Ddcn30_clk_mgr.c206 &clk_mgr_base->bw_params->clk_table.entries[0].dppclk_mhz, in dcn3_init_clocks()
/linux/drivers/gpu/drm/amd/display/dc/clk_mgr/dcn31/
A Ddcn31_clk_mgr.c600 bw_params->clk_table.entries[i].dppclk_mhz = max_dppclk; in dcn31_clk_mgr_helper_populate_bw_params()
/linux/drivers/gpu/drm/amd/display/dc/dml/dcn20/
A Ddisplay_rq_dlg_calc_20.c813 double dppclk_freq_in_mhz = clks->dppclk_mhz; in dml20_rq_dlg_get_dlg_params()
A Ddisplay_rq_dlg_calc_20v2.c813 double dppclk_freq_in_mhz = clks->dppclk_mhz; in dml20v2_rq_dlg_get_dlg_params()
/linux/drivers/gpu/drm/amd/display/dc/dml/dcn21/
A Ddisplay_rq_dlg_calc_21.c859 double dppclk_freq_in_mhz = clks->dppclk_mhz; in dml_rq_dlg_get_dlg_params()
/linux/drivers/gpu/drm/amd/display/dc/dml/dcn30/
A Ddisplay_rq_dlg_calc_30.c1013 double dppclk_freq_in_mhz = clks->dppclk_mhz; in dml_rq_dlg_get_dlg_params()
/linux/drivers/gpu/drm/amd/display/dc/dml/dcn31/
A Ddisplay_rq_dlg_calc_31.c971 double dppclk_freq_in_mhz = clks->dppclk_mhz; in dml_rq_dlg_get_dlg_params()
/linux/drivers/gpu/drm/amd/display/dc/calcs/
A Ddcn_calcs.c496 input->clks_cfg.dppclk_mhz = v->dppclk; in dcn_bw_calc_rq_dlg_ttu()

Completed in 64 milliseconds