Home
last modified time | relevance | path

Searched refs:dummy_pstate_latency_us (Results 1 – 8 of 8) sorted by relevance

/linux/drivers/gpu/drm/amd/display/dc/inc/hw/
A Dclk_mgr.h208 unsigned int dummy_pstate_latency_us; member
/linux/drivers/gpu/drm/amd/display/dc/dml/
A Ddisplay_mode_structs.h113 double dummy_pstate_latency_us; member
A Ddisplay_mode_vba.c243 mode_lib->vba.DummyPStateCheck = soc->dram_clock_change_latency_us == soc->dummy_pstate_latency_us; in fetch_socbb_params()
/linux/drivers/gpu/drm/amd/display/dc/dcn20/
A Ddcn20_resource.c335 .dummy_pstate_latency_us = 5.0,
446 .dummy_pstate_latency_us = 5.0,
3279 if (context->bw_ctx.dml.soc.dummy_pstate_latency_us == 0 || in dcn20_validate_bandwidth_fp()
3286 …ext->bw_ctx.dml.soc.dram_clock_change_latency_us = context->bw_ctx.dml.soc.dummy_pstate_latency_us; in dcn20_validate_bandwidth_fp()
3627 if ((int)(bb->dummy_pstate_latency_us * 1000) in dcn20_patch_bounding_box()
3630 bb->dummy_pstate_latency_us = in dcn20_patch_bounding_box()
/linux/drivers/gpu/drm/amd/display/dc/clk_mgr/dcn30/
A Ddcn30_clk_mgr.c139 …entries[WM_C].dml_input.pstate_latency_us = clk_mgr->base.ctx->dc->dml.soc.dummy_pstate_latency_us; in dcn3_build_wm_range_table()
/linux/drivers/gpu/drm/amd/display/dc/dcn30/
A Ddcn30_resource.c213 .dummy_pstate_latency_us = 5,
2206 …am_clock_change_latency_us = dc->clk_mgr->bw_params->dummy_pstate_table[i].dummy_pstate_latency_us; in dcn30_calculate_wm_and_dlg_fp()
/linux/drivers/gpu/drm/amd/display/dc/dcn302/
A Ddcn302_resource.c196 .dummy_pstate_latency_us = 5,
/linux/drivers/gpu/drm/amd/display/dc/dcn303/
A Ddcn303_resource.c178 .dummy_pstate_latency_us = 5,

Completed in 28 milliseconds