Home
last modified time | relevance | path

Searched refs:en_shift (Results 1 – 5 of 5) sorted by relevance

/linux/drivers/clk/bcm/
A Dclk-iproc-asiu.c57 val |= (1 << clk->gate.en_shift); in iproc_asiu_clk_enable()
74 val &= ~(1 << clk->gate.en_shift); in iproc_asiu_clk_disable()
93 if ((val & (1 << clk->div.en_shift)) == 0) { in iproc_asiu_clk_recalc_rate()
143 val &= ~(1 << clk->div.en_shift); in iproc_asiu_clk_set_rate()
157 val |= 1 << clk->div.en_shift; in iproc_asiu_clk_set_rate()
A Dclk-iproc.h112 unsigned int en_shift; member
205 unsigned int en_shift; member
A Dclk-cygnus.c34 { .offset = o, .en_shift = es, .high_shift = hs, \
49 #define ASIU_GATE_VAL(o, es) { .offset = o, .en_shift = es }
A Dclk-iproc-pll.c192 val &= ~(1 << ctrl->asiu.en_shift); in __pll_disable()
236 val |= (1 << ctrl->asiu.en_shift); in __pll_enable()
/linux/sound/soc/mediatek/mt8195/
A Dmt8195-afe-pcm.c144 unsigned int en_shift; member
161 .en_shift = 0,
175 .en_shift = 0,
189 .en_shift = 0,
271 cm->en_maskbit << cm->en_shift, in mt8195_afe_enable_cm()
272 enable << cm->en_shift); in mt8195_afe_enable_cm()

Completed in 11 milliseconds