Home
last modified time | relevance | path

Searched refs:eqc (Results 1 – 9 of 9) sorted by relevance

/linux/drivers/net/ethernet/mellanox/mlx5/core/
A Deq.c270 void *eqc; in create_map_eq() local
318 eqc = MLX5_ADDR_OF(create_eq_in, in, eq_context_entry); in create_map_eq()
319 MLX5_SET(eqc, eqc, log_eq_size, eq->fbc.log_sz); in create_map_eq()
320 MLX5_SET(eqc, eqc, uar_page, priv->uar->index); in create_map_eq()
321 MLX5_SET(eqc, eqc, intr, vecidx); in create_map_eq()
322 MLX5_SET(eqc, eqc, log_page_size, in create_map_eq()
A Ddebugfs.c307 param = 1 << MLX5_GET(eqc, ctx, log_eq_size); in eq_read_field()
310 param = MLX5_GET(eqc, ctx, intr); in eq_read_field()
313 param = MLX5_GET(eqc, ctx, log_page_size) + 12; in eq_read_field()
/linux/arch/s390/include/asm/
A Deadm.h30 u8 eqc; member
/linux/drivers/infiniband/hw/hns/
A Dhns_roce_hw_v2.c5907 struct hns_roce_eq_context *eqc; in config_eqc() local
5911 eqc = mb_buf; in config_eqc()
5925 hr_reg_write(eqc, EQC_EQE_HOP_NUM, eq->hop_num); in config_eqc()
5927 hr_reg_write(eqc, EQC_COALESCE, eq->coalesce); in config_eqc()
5928 hr_reg_write(eqc, EQC_ARM_ST, eq->arm_st); in config_eqc()
5929 hr_reg_write(eqc, EQC_EQN, eq->eqn); in config_eqc()
5931 hr_reg_write(eqc, EQC_EQE_BA_PG_SZ, in config_eqc()
5933 hr_reg_write(eqc, EQC_EQE_BUF_PG_SZ, in config_eqc()
5949 hr_reg_write(eqc, EQC_EQE_BA_L, bt_ba >> 3); in config_eqc()
5950 hr_reg_write(eqc, EQC_EQE_BA_H, bt_ba >> 35); in config_eqc()
[all …]
A Dhns_roce_hw_v1.c4164 void __iomem *eqc = hr_dev->eq_table.eqc_base[eq_num]; in hns_roce_v1_enable_eq() local
4168 val = readl(eqc); in hns_roce_v1_enable_eq()
4183 writel(val, eqc); in hns_roce_v1_enable_eq()
4189 void __iomem *eqc = hr_dev->eq_table.eqc_base[eq->eqn]; in hns_roce_v1_create_eq() local
4235 writel(eqshift_val, eqc); in hns_roce_v1_create_eq()
4238 writel((u32)(eq->buf_list[0].map >> 12), eqc + 4); in hns_roce_v1_create_eq()
4252 writel(eqcuridx_val, eqc + 8); in hns_roce_v1_create_eq()
4258 writel(eqconsindx_val, eqc + 0xc); in hns_roce_v1_create_eq()
/linux/drivers/crypto/hisilicon/
A Dqm.c3479 struct qm_eqc *eqc; in qm_eq_ctx_cfg() local
3483 eqc = kzalloc(sizeof(struct qm_eqc), GFP_KERNEL); in qm_eq_ctx_cfg()
3484 if (!eqc) in qm_eq_ctx_cfg()
3487 eqc->base_l = cpu_to_le32(lower_32_bits(qm->eqe_dma)); in qm_eq_ctx_cfg()
3488 eqc->base_h = cpu_to_le32(upper_32_bits(qm->eqe_dma)); in qm_eq_ctx_cfg()
3490 eqc->dw3 = cpu_to_le32(QM_EQE_AEQE_SIZE); in qm_eq_ctx_cfg()
3491 eqc->dw6 = cpu_to_le32((QM_EQ_DEPTH - 1) | (1 << QM_EQC_PHASE_SHIFT)); in qm_eq_ctx_cfg()
3493 eqc_dma = dma_map_single(dev, eqc, sizeof(struct qm_eqc), in qm_eq_ctx_cfg()
3496 kfree(eqc); in qm_eq_ctx_cfg()
3502 kfree(eqc); in qm_eq_ctx_cfg()
/linux/arch/mips/include/asm/octeon/
A Dcvmx-pciercx-defs.h258 __BITFIELD_FIELD(uint32_t eqc:1,
/linux/drivers/s390/block/
A Dscm_blk.c381 switch (scmrq->aob->response.eqc) { in scm_blk_handle_error()
/linux/drivers/net/ethernet/mellanox/mlx4/
A Dresource_tracker.c3061 static int eq_get_mtt_addr(struct mlx4_eq_context *eqc) in eq_get_mtt_addr() argument
3063 return be32_to_cpu(eqc->mtt_base_addr_l) & 0xfffffff8; in eq_get_mtt_addr()
3066 static int eq_get_mtt_size(struct mlx4_eq_context *eqc) in eq_get_mtt_size() argument
3068 int log_eq_size = eqc->log_eq_size & 0x1f; in eq_get_mtt_size()
3069 int page_shift = (eqc->log_page_size & 0x3f) + 12; in eq_get_mtt_size()
3102 struct mlx4_eq_context *eqc = inbox->buf; in mlx4_SW2HW_EQ_wrapper() local
3103 int mtt_base = eq_get_mtt_addr(eqc) / dev->caps.mtt_entry_sz; in mlx4_SW2HW_EQ_wrapper()
3104 int mtt_size = eq_get_mtt_size(eqc); in mlx4_SW2HW_EQ_wrapper()

Completed in 58 milliseconds