Home
last modified time | relevance | path

Searched refs:flush_icache_range (Results 1 – 25 of 110) sorted by relevance

12345

/linux/arch/ia64/include/asm/
A Dcacheflush.h21 extern void flush_icache_range(unsigned long start, unsigned long end);
22 #define flush_icache_range flush_icache_range macro
28 flush_icache_range(_addr, _addr + (len)); \
/linux/arch/arc/kernel/
A Dkprobes.c41 flush_icache_range((unsigned long)p->addr, in arch_arm_kprobe()
49 flush_icache_range((unsigned long)p->addr, in arch_disarm_kprobe()
61 flush_icache_range((unsigned long)p->ainsn.t1_addr, in arch_remove_kprobe()
71 flush_icache_range((unsigned long)p->ainsn.t2_addr, in arch_remove_kprobe()
105 flush_icache_range((unsigned long)p->ainsn.t1_addr, in resume_execution()
115 flush_icache_range((unsigned long)p->ainsn.t2_addr, in resume_execution()
138 flush_icache_range((unsigned long)p->addr, in setup_singlestep()
178 flush_icache_range((unsigned long)p->ainsn.t1_addr, in setup_singlestep()
187 flush_icache_range((unsigned long)p->ainsn.t2_addr, in setup_singlestep()
/linux/arch/hexagon/include/asm/
A Dcacheflush.h37 extern void flush_icache_range(unsigned long start, unsigned long end);
38 #define flush_icache_range flush_icache_range macro
/linux/arch/arm64/include/asm/
A Dcacheflush.h82 static inline void flush_icache_range(unsigned long start, unsigned long end) in flush_icache_range() function
105 #define flush_icache_range flush_icache_range macro
/linux/arch/xtensa/include/asm/
A Dcacheflush.h100 void flush_icache_range(unsigned long start, unsigned long end);
106 #define flush_icache_range local_flush_icache_range macro
142 #define flush_icache_range local_flush_icache_range macro
148 #define flush_icache_user_range flush_icache_range
/linux/arch/nds32/include/asm/
A Dcacheflush.h11 void flush_icache_range(unsigned long start, unsigned long end);
12 #define flush_icache_range flush_icache_range macro
/linux/include/asm-generic/
A Dcacheflush.h68 #ifndef flush_icache_range
69 static inline void flush_icache_range(unsigned long start, unsigned long end) in flush_icache_range() function
75 #define flush_icache_user_range flush_icache_range
/linux/arch/powerpc/include/asm/
A Dcacheflush.h47 void flush_icache_range(unsigned long start, unsigned long stop);
48 #define flush_icache_range flush_icache_range macro
/linux/arch/hexagon/mm/
A Dcache.c35 void flush_icache_range(unsigned long start, unsigned long end) in flush_icache_range() function
58 EXPORT_SYMBOL(flush_icache_range);
123 flush_icache_range((unsigned long) dst, in copy_to_user_page()
/linux/arch/ia64/lib/
A Dflush.S26 GLOBAL_ENTRY(flush_icache_range)
64 END(flush_icache_range)
65 EXPORT_SYMBOL_GPL(flush_icache_range)
/linux/arch/powerpc/mm/
A Dcacheflush.c58 void flush_icache_range(unsigned long start, unsigned long stop) in flush_icache_range() function
77 EXPORT_SYMBOL(flush_icache_range);
232 flush_icache_range((unsigned long)maddr, (unsigned long)maddr + len); in flush_icache_user_page()
/linux/arch/alpha/include/asm/
A Dcacheflush.h20 #define flush_icache_range(start, end) imb() macro
22 #define flush_icache_range(start, end) smp_imb() macro
/linux/arch/m68k/mm/
A Dcache.c91 void flush_icache_range(unsigned long address, unsigned long endaddr) in flush_icache_range() function
97 EXPORT_SYMBOL(flush_icache_range);
/linux/arch/mips/kernel/
A Dftrace.c83 flush_icache_range(ip, ip + 8); in ftrace_modify_code()
104 flush_icache_range(ip, ip + 8); in ftrace_modify_code_2()
124 flush_icache_range(ip, ip + 8); in ftrace_modify_code_2r()
/linux/arch/arm/kernel/
A Dfiq.c101 flush_icache_range((unsigned long)base + offset, in set_fiq_handler()
103 flush_icache_range(0xffff0000 + offset, 0xffff0000 + offset + length); in set_fiq_handler()
/linux/arch/sh/include/asm/
A Dcacheflush.h46 extern void flush_icache_range(unsigned long start, unsigned long end);
47 #define flush_icache_user_range flush_icache_range
/linux/arch/powerpc/kernel/
A Dkvm.c74 flush_icache_range((ulong)inst, (ulong)inst + 4); in kvm_patch_ins()
195 flush_icache_range((ulong)p, (ulong)p + kvm_emulate_mtmsrd_len * 4); in kvm_patch_ins_mtmsrd()
255 flush_icache_range((ulong)p, (ulong)p + kvm_emulate_mtmsr_len * 4); in kvm_patch_ins_mtmsr()
316 flush_icache_range((ulong)p, (ulong)p + kvm_emulate_wrtee_len * 4); in kvm_patch_ins_wrtee()
350 flush_icache_range((ulong)p, (ulong)p + kvm_emulate_wrteei_0_len * 4); in kvm_patch_ins_wrteei_0()
395 flush_icache_range((ulong)p, (ulong)p + kvm_emulate_mtsrin_len * 4); in kvm_patch_ins_mtsrin()
/linux/arch/parisc/kernel/
A Dpatch.c71 flush_icache_range(start, end); in __patch_text_multiple()
96 flush_icache_range(start, end); in __patch_text_multiple()
/linux/arch/microblaze/kernel/
A Dftrace.c57 flush_icache_range((u32)parent, (u32)parent + 4); in prepare_ftrace_return()
94 flush_icache_range(addr, addr + 4); in ftrace_modify_code()
/linux/arch/mips/mm/
A Dc-tx39.c344 flush_icache_range = (void *) tx39h_flush_icache_all; in tx39_cache_init()
370 flush_icache_range = tx39_flush_icache_range; in tx39_cache_init()
389 __flush_icache_user_range = flush_icache_range; in tx39_cache_init()
/linux/drivers/misc/lkdtm/
A Dperms.c55 flush_icache_range((unsigned long)dst, in execute_location()
121 flush_icache_range((unsigned long)ptr, (unsigned long)(ptr + size)); in lkdtm_WRITE_KERN()
/linux/arch/ia64/kernel/
A Dftrace.c122 flush_icache_range(ip, ip + MCOUNT_INSN_SIZE); in ftrace_modify_code()
194 flush_icache_range(addr, addr + 16); in ftrace_update_ftrace_func()
/linux/arch/sh/kernel/
A Dkgdb.c122 flush_icache_range(addr, addr + instruction_size(op)); in get_step_address()
150 flush_icache_range((long)addr, (long)addr + in do_single_step()
161 flush_icache_range(stepped_address, stepped_address + 2); in undo_single_step()
/linux/arch/nds32/mm/
A Dcacheflush.c16 void flush_icache_range(unsigned long start, unsigned long end) in flush_icache_range() function
26 EXPORT_SYMBOL(flush_icache_range);
44 flush_icache_range(kaddr, kaddr + len); in flush_icache_user_page()
/linux/arch/mips/mti-malta/
A Dmalta-init.c98 flush_icache_range((unsigned long)base, (unsigned long)base + 0x80); in mips_nmi_setup()
110 flush_icache_range((unsigned long)base, (unsigned long)base + 0x80); in mips_ejtag_setup()

Completed in 24 milliseconds

12345