Searched refs:gfx9 (Results 1 – 14 of 14) sorted by relevance
| /linux/drivers/gpu/drm/amd/display/dc/dcn30/ |
| A D | dcn30_hubp.c | 329 NUM_PIPES, log_2(info->gfx9.num_pipes), in hubp3_program_tiling()
330 PIPE_INTERLEAVE, info->gfx9.pipe_interleave, in hubp3_program_tiling()
331 MAX_COMPRESSED_FRAGS, log_2(info->gfx9.max_compressed_frags), in hubp3_program_tiling()
332 NUM_PKRS, log_2(info->gfx9.num_pkrs)); in hubp3_program_tiling()
335 SW_MODE, info->gfx9.swizzle, in hubp3_program_tiling()
336 META_LINEAR, info->gfx9.meta_linear, in hubp3_program_tiling()
337 PIPE_ALIGNED, info->gfx9.pipe_aligned); in hubp3_program_tiling()
|
| /linux/drivers/gpu/drm/amd/display/dc/dcn10/ |
| A D | dcn10_hubp.c | 149 NUM_PIPES, log_2(info->gfx9.num_pipes), in hubp1_program_tiling()
150 NUM_BANKS, log_2(info->gfx9.num_banks), in hubp1_program_tiling()
151 PIPE_INTERLEAVE, info->gfx9.pipe_interleave, in hubp1_program_tiling()
152 NUM_SE, log_2(info->gfx9.num_shader_engines), in hubp1_program_tiling()
153 NUM_RB_PER_SE, log_2(info->gfx9.num_rb_per_se), in hubp1_program_tiling()
154 MAX_COMPRESSED_FRAGS, log_2(info->gfx9.max_compressed_frags)); in hubp1_program_tiling()
157 SW_MODE, info->gfx9.swizzle, in hubp1_program_tiling()
158 META_LINEAR, info->gfx9.meta_linear, in hubp1_program_tiling()
159 RB_ALIGNED, info->gfx9.rb_aligned, in hubp1_program_tiling()
160 PIPE_ALIGNED, info->gfx9.pipe_aligned); in hubp1_program_tiling()
|
| A D | dcn10_resource.c | 1279 plane_state->tiling_info.gfx9.swizzle = swizzle; in dcn10_patch_unknown_plane_state()
|
| /linux/drivers/gpu/drm/amd/display/dc/dce/ |
| A D | dce_mem_input.c | 437 GRPH_SW_MODE, info->gfx9.swizzle, in program_tiling()
438 GRPH_NUM_BANKS, log_2(info->gfx9.num_banks), in program_tiling()
439 GRPH_NUM_SHADER_ENGINES, log_2(info->gfx9.num_shader_engines), in program_tiling()
440 GRPH_NUM_PIPES, log_2(info->gfx9.num_pipes), in program_tiling()
442 GRPH_SE_ENABLE, info->gfx9.shaderEnable); in program_tiling()
|
| /linux/drivers/gpu/drm/amd/display/dc/core/ |
| A D | dc_debug.c | 170 plane_state->tiling_info.gfx9.swizzle); in pre_surface_trace()
256 update->plane_info->tiling_info.gfx9.swizzle); in update_surface_trace()
|
| A D | dc_hw_sequencer.c | 418 switch (bottom_pipe_ctx->plane_state->tiling_info.gfx9.swizzle) { in get_surface_tile_visual_confirm_color()
|
| A D | dc_resource.c | 2277 pipe_ctx->plane_state->tiling_info.gfx9.swizzle == DC_SW_UNKNOWN) { in dc_validate_global_state()
|
| A D | dc.c | 2177 if (u->plane_info->tiling_info.gfx9.swizzle != DC_SW_LINEAR) { in get_plane_info_update_type()
|
| /linux/drivers/gpu/drm/amd/display/dc/dcn20/ |
| A D | dcn20_hubp.c | 316 NUM_PIPES, log_2(info->gfx9.num_pipes), in hubp2_program_tiling()
317 PIPE_INTERLEAVE, info->gfx9.pipe_interleave, in hubp2_program_tiling()
318 MAX_COMPRESSED_FRAGS, log_2(info->gfx9.max_compressed_frags)); in hubp2_program_tiling()
321 SW_MODE, info->gfx9.swizzle, in hubp2_program_tiling()
|
| A D | dcn20_resource.c | 2342 swizzle_mode_to_macro_tile_size(pln->tiling_info.gfx9.swizzle); in dcn20_populate_dml_pipes_from_context()
2343 swizzle_to_dml_params(pln->tiling_info.gfx9.swizzle, in dcn20_populate_dml_pipes_from_context()
3378 plane_state->tiling_info.gfx9.swizzle = swizzle; in dcn20_patch_unknown_plane_state()
|
| /linux/drivers/gpu/drm/amd/display/dc/ |
| A D | dc_hw_types.h | 385 } gfx9; member
|
| /linux/drivers/gpu/drm/amd/display/amdgpu_dm/ |
| A D | amdgpu_dm.c | 4736 tiling_info->gfx9.num_pipes = in fill_gfx9_tiling_info_from_device()
4738 tiling_info->gfx9.num_banks = in fill_gfx9_tiling_info_from_device()
4740 tiling_info->gfx9.pipe_interleave = in fill_gfx9_tiling_info_from_device()
4742 tiling_info->gfx9.num_shader_engines = in fill_gfx9_tiling_info_from_device()
4744 tiling_info->gfx9.max_compressed_frags = in fill_gfx9_tiling_info_from_device()
4746 tiling_info->gfx9.num_rb_per_se = in fill_gfx9_tiling_info_from_device()
4748 tiling_info->gfx9.shaderEnable = 1; in fill_gfx9_tiling_info_from_device()
4779 input.swizzle_mode = tiling_info->gfx9.swizzle; in validate_dcc()
4835 tiling_info->gfx9.num_pipes = 1u << pipes_log2; in fill_gfx9_tiling_info_from_modifier()
4839 tiling_info->gfx9.num_pkrs = 1u << pkrs_log2; in fill_gfx9_tiling_info_from_modifier()
[all …]
|
| A D | amdgpu_dm_trace.h | 448 __entry->swizzle = plane_state->tiling_info.gfx9.swizzle;
|
| /linux/drivers/gpu/drm/amd/display/dc/calcs/ |
| A D | dcn_calcs.c | 339 input->src.sw_mode = pipe->plane_state->tiling_info.gfx9.swizzle; in pipe_ctx_to_e2e_pipe_params()
348 …input->src.macro_tile_size = swizzle_mode_to_macro_tile_size(pipe->plane_state->tiling_info.gfx9.s… in pipe_ctx_to_e2e_pipe_params()
1029 pipe->plane_state->tiling_info.gfx9.swizzle); in dcn_validate_bandwidth()
|
Completed in 88 milliseconds