| /linux/drivers/gpu/drm/msm/adreno/ |
| A D | a6xx_gmu.c | 109 struct a6xx_gmu *gmu = &a6xx_gpu->gmu; in a6xx_gmu_set_freq() local
124 gmu->freq = gmu->gpu_freqs[perf_index]; in a6xx_gmu_set_freq()
169 struct a6xx_gmu *gmu = &a6xx_gpu->gmu; in a6xx_gmu_get_freq() local
919 struct a6xx_gmu *gmu = &a6xx_gpu->gmu; in a6xx_gmu_resume() local
1102 struct a6xx_gmu *gmu = &a6xx_gpu->gmu; in a6xx_gmu_stop() local
1449 struct a6xx_gmu *gmu = &a6xx_gpu->gmu; in a6xx_gmu_remove() local
1470 free_irq(gmu->gmu_irq, gmu); in a6xx_gmu_remove()
1471 free_irq(gmu->hfi_irq, gmu); in a6xx_gmu_remove()
1577 gmu->rscc = gmu->mmio + 0x23000; in a6xx_gmu_init()
1607 free_irq(gmu->gmu_irq, gmu); in a6xx_gmu_init()
[all …]
|
| A D | a6xx_hfi.c | 55 if (!gmu->legacy) in a6xx_hfi_queue_read()
84 if (!gmu->legacy) { in a6xx_hfi_queue_write()
108 DRM_DEV_ERROR(gmu->dev, in a6xx_hfi_wait_for_ack()
127 DRM_DEV_ERROR(gmu->dev, in a6xx_hfi_wait_for_ack()
143 DRM_DEV_ERROR(gmu->dev, in a6xx_hfi_wait_for_ack()
150 DRM_DEV_ERROR(gmu->dev, in a6xx_hfi_wait_for_ack()
456 struct a6xx_gpu *a6xx_gpu = container_of(gmu, struct a6xx_gpu, gmu); in a6xx_hfi_send_bw_table()
544 ret = a6xx_hfi_send_bw_table(gmu); in a6xx_hfi_start_v1()
552 a6xx_hfi_send_test(gmu); in a6xx_hfi_start_v1()
561 if (gmu->legacy) in a6xx_hfi_start()
[all …]
|
| A D | a6xx_gmu.h | 96 return msm_readl(gmu->mmio + (offset << 2)); in gmu_read()
101 return msm_writel(value, gmu->mmio + (offset << 2)); in gmu_write()
107 memcpy_toio(gmu->mmio + (offset << 2), data, size); in gmu_write_bulk()
113 u32 val = gmu_read(gmu, reg); in gmu_rmw()
117 gmu_write(gmu, reg, val | or); in gmu_rmw()
124 val = (u64) msm_readl(gmu->mmio + (lo << 2)); in gmu_read64()
136 return msm_readl(gmu->rscc + (offset << 2)); in gmu_read_rscc()
181 void a6xx_hfi_init(struct a6xx_gmu *gmu);
183 void a6xx_hfi_stop(struct a6xx_gmu *gmu);
187 bool a6xx_gmu_gx_is_on(struct a6xx_gmu *gmu);
[all …]
|
| A D | a6xx_gpu.h | 33 struct a6xx_gmu gmu; member
80 int a6xx_gmu_wait_for_idle(struct a6xx_gmu *gmu);
82 bool a6xx_gmu_isidle(struct a6xx_gmu *gmu);
84 int a6xx_gmu_set_oob(struct a6xx_gmu *gmu, enum a6xx_gmu_oob_state state);
85 void a6xx_gmu_clear_oob(struct a6xx_gmu *gmu, enum a6xx_gmu_oob_state state);
|
| A D | a6xx_gpu.c | 24 if (!a6xx_gmu_isidle(&a6xx_gpu->gmu)) in _a6xx_check_idle()
502 struct a6xx_gmu *gmu = &a6xx_gpu->gmu; in a6xx_set_hwcg() local
1130 if (a6xx_gpu->gmu.legacy) { in hw_init()
1144 mutex_lock(&a6xx_gpu->gmu.lock); in a6xx_hw_init()
1146 mutex_unlock(&a6xx_gpu->gmu.lock); in a6xx_hw_init()
1525 mutex_lock(&a6xx_gpu->gmu.lock); in a6xx_pm_resume()
1527 mutex_unlock(&a6xx_gpu->gmu.lock); in a6xx_pm_resume()
1550 mutex_lock(&a6xx_gpu->gmu.lock); in a6xx_pm_suspend()
1552 mutex_unlock(&a6xx_gpu->gmu.lock); in a6xx_pm_suspend()
1568 mutex_lock(&a6xx_gpu->gmu.lock); in a6xx_get_timestamp()
[all …]
|
| A D | a6xx_gpu_state.c | 136 if (!a6xx_gmu_sptprac_is_on(&a6xx_gpu->gmu)) in a6xx_crashdumper_run()
744 struct a6xx_gmu *gmu = &a6xx_gpu->gmu; in _a6xx_get_gmu_registers() local
764 val = gmu_read_rscc(gmu, offset); in _a6xx_get_gmu_registers()
766 val = gmu_read(gmu, offset); in _a6xx_get_gmu_registers()
793 if (!a6xx_gmu_gx_is_on(&a6xx_gpu->gmu)) in a6xx_get_gmu_registers()
941 if (!a6xx_gmu_gx_is_on(&a6xx_gpu->gmu)) in a6xx_gpu_state_get()
|
| /linux/Documentation/devicetree/bindings/display/msm/ |
| A D | gmu.yaml | 6 $id: "http://devicetree.org/schemas/display/msm/gmu.yaml#"
24 - qcom,adreno-gmu-630.2
25 - const: qcom,adreno-gmu
35 - const: gmu
48 - const: gmu
62 - const: gmu
101 gmu: gmu@506a000 {
102 compatible="qcom,adreno-gmu-630.2", "qcom,adreno-gmu";
107 reg-names = "gmu", "gmu_pdc", "gmu_pdc_seq";
113 clock-names = "gmu", "cxo", "axi", "memnoc";
[all …]
|
| A D | gpu.yaml | 104 qcom,gmu:
254 qcom,gmu = <&gmu>;
|
| /linux/Documentation/devicetree/bindings/sram/ |
| A D | qcom,ocmem.yaml | 95 gmu-sram@0 {
|
| /linux/arch/arm64/boot/dts/qcom/ |
| A D | sc7180.dtsi | 1962 qcom,gmu = <&gmu>;
2056 gmu: gmu@506a000 { label
2057 compatible="qcom,adreno-gmu-618.0", "qcom,adreno-gmu";
2060 reg-names = "gmu", "gmu_pdc", "gmu_pdc_seq";
2063 interrupt-names = "hfi", "gmu";
2068 clock-names = "gmu", "cxo", "axi", "memnoc";
|
| A D | sm8150.dtsi | 1799 qcom,gmu = <&gmu>;
1843 gmu: gmu@2c6a000 { label
1844 compatible="qcom,adreno-gmu-640.1", "qcom,adreno-gmu";
1849 reg-names = "gmu", "gmu_pdc", "gmu_pdc_seq";
1853 interrupt-names = "hfi", "gmu";
1860 clock-names = "ahb", "gmu", "cxo", "axi", "memnoc";
|
| A D | sc7280.dtsi | 1760 qcom,gmu = <&gmu>;
1788 gmu: gmu@3d69000 { label
1789 compatible="qcom,adreno-gmu-635.0", "qcom,adreno-gmu";
1793 reg-names = "gmu", "rscc", "gmu_pdc";
1796 interrupt-names = "hfi", "gmu";
1804 clock-names = "gmu",
|
| A D | sm8250.dtsi | 1942 qcom,gmu = <&gmu>;
1991 gmu: gmu@3d6a000 { label
1992 compatible="qcom,adreno-gmu-650.2", "qcom,adreno-gmu";
1998 reg-names = "gmu", "rscc", "gmu_pdc", "gmu_pdc_seq";
2002 interrupt-names = "hfi", "gmu";
2009 clock-names = "ahb", "gmu", "cxo", "axi", "memnoc";
|
| A D | sm8150-hdk.dts | 357 &gmu {
|
| A D | sm8150-mtp.dts | 352 &gmu {
|
| A D | sdm845.dtsi | 4434 qcom,gmu = <&gmu>;
4510 gmu: gmu@506a000 { label
4511 compatible="qcom,adreno-gmu-630.2", "qcom,adreno-gmu";
4516 reg-names = "gmu", "gmu_pdc", "gmu_pdc_seq";
4520 interrupt-names = "hfi", "gmu";
4526 clock-names = "gmu", "cxo", "axi", "memnoc";
|
| A D | sm8250-hdk.dts | 367 &gmu {
|
| A D | sdm845-xiaomi-beryllium.dts | 256 &gmu {
|
| A D | sdm845-mtp.dts | 438 &gmu {
|
| A D | sdm850-lenovo-yoga-c630.dts | 347 &gmu {
|
| A D | sdm845-oneplus-common.dtsi | 366 &gmu {
|
| A D | sm8250-mtp.dts | 468 &gmu {
|
| A D | qrb5165-rb5.dts | 556 &gmu {
|
| A D | sdm845-db845c.dts | 424 &gmu {
|
| A D | sdm845-cheza.dtsi | 618 &gmu {
|