| /linux/drivers/gpu/drm/amd/display/dc/dce110/ |
| A D | dce110_timing_generator.c | 295 uint32_t h_sync_start = dc_crtc_timing->h_addressable + hsync_offset; in dce110_timing_generator_program_timing_generator()
310 bp_params.h_addressable = in dce110_timing_generator_program_timing_generator()
311 patched_crtc_timing.h_addressable; in dce110_timing_generator_program_timing_generator()
610 uint32_t h_sync_start = timing->h_addressable + hsync_offset; in dce110_timing_generator_program_blanking()
669 tmp = tmp + timing->h_addressable + in dce110_timing_generator_program_blanking()
1129 h_sync_start = timing->h_addressable + hsync_offset; in dce110_timing_generator_validate_timing()
1148 h_blank = (timing->h_total - timing->h_addressable - in dce110_timing_generator_validate_timing()
1159 timing->h_addressable - in dce110_timing_generator_validate_timing()
|
| A D | dce110_timing_generator_v.c | 251 uint32_t h_sync_start = timing->h_addressable + hsync_offset; in dce110_timing_generator_v_program_blanking()
288 tmp = tmp + timing->h_addressable + in dce110_timing_generator_v_program_blanking()
|
| A D | dce110_hw_sequencer.c | 686 timing->h_addressable in dce110_enable_stream()
1356 stream->timing.h_addressable
2120 params.source_view_width = pipe_ctx->stream->timing.h_addressable;
|
| /linux/drivers/gpu/drm/amd/display/dc/dcn201/ |
| A D | dcn201_optc.c | 89 h_blank = (timing->h_total - timing->h_addressable - in optc201_validate_timing()
|
| /linux/drivers/gpu/drm/amd/display/dc/bios/ |
| A D | command_table2.c | 587 params.h_size = cpu_to_le16((uint16_t)bp_params->h_addressable); in set_crtc_using_dtd_timing_v3()
591 bp_params->h_addressable)); in set_crtc_using_dtd_timing_v3()
604 bp_params->h_addressable)); in set_crtc_using_dtd_timing_v3()
|
| A D | command_table.c | 1835 params.usH_Disp = cpu_to_le16((uint16_t)(bp_params->h_addressable)); in set_crtc_timing_v1()
1908 params.usH_Size = cpu_to_le16((uint16_t)bp_params->h_addressable); in set_crtc_using_dtd_timing_v3()
1911 cpu_to_le16((uint16_t)(bp_params->h_total - bp_params->h_addressable)); in set_crtc_using_dtd_timing_v3()
1921 cpu_to_le16((uint16_t)(bp_params->h_sync_start - bp_params->h_addressable)); in set_crtc_using_dtd_timing_v3()
|
| /linux/drivers/gpu/drm/amd/display/include/ |
| A D | bios_parser_types.h | 175 uint32_t h_addressable; member
|
| /linux/drivers/gpu/drm/amd/display/dc/dcn31/ |
| A D | dcn31_hpo_dp_stream_encoder.c | 347 hw_crtc_timing.h_addressable - hw_crtc_timing.h_border_right; in dcn31_hpo_dp_stream_enc_set_stream_attribute()
359 …h_width = hw_crtc_timing.h_border_left + hw_crtc_timing.h_addressable + hw_crtc_timing.h_border_ri… in dcn31_hpo_dp_stream_enc_set_stream_attribute()
|
| A D | dcn31_optc.c | 47 int mpcc_hactive = (timing->h_addressable + timing->h_border_left + timing->h_border_right) in optc31_set_odm_combine()
|
| /linux/drivers/gpu/drm/amd/display/dc/dcn10/ |
| A D | dcn10_opp.c | 314 uint32_t active_width = timing->h_addressable - timing->h_border_right - timing->h_border_right; in opp1_program_stereo()
|
| A D | dcn10_optc.c | 203 patched_crtc_timing.h_addressable - in optc1_program_timing()
578 h_blank = (timing->h_total - timing->h_addressable - in optc1_validate_timing()
1330 hw_crtc_timing->h_addressable = s.h_total - ((s.h_total - s.h_blank_start) + s.h_blank_end); in optc1_get_hw_timing()
|
| A D | dcn10_stream_encoder.c | 440 hw_crtc_timing.h_addressable - hw_crtc_timing.h_border_right; in enc1_stream_encoder_dp_set_stream_attribute()
472 hw_crtc_timing.h_addressable + hw_crtc_timing.h_border_right, in enc1_stream_encoder_dp_set_stream_attribute()
|
| /linux/drivers/gpu/drm/amd/display/dc/dcn30/ |
| A D | dcn30_optc.c | 214 int mpcc_hactive = (timing->h_addressable + timing->h_border_left + timing->h_border_right) in optc3_set_odm_combine()
|
| /linux/drivers/gpu/drm/amd/display/dc/core/ |
| A D | dc_link_hwss.c | 553 …dsc_cfg.pic_width = (stream->timing.h_addressable + stream->timing.h_border_left + stream->timing.…
682 …dsc_cfg.pic_width = stream->timing.h_addressable + stream->timing.h_border_left + stream->timing.h…
|
| A D | dc.c | 615 param.windowa_x_end = pipe->stream->timing.h_addressable; in dc_stream_configure_crc()
619 param.windowb_x_end = pipe->stream->timing.h_addressable; in dc_stream_configure_crc()
1531 if (crtc_timing->h_addressable != hw_crtc_timing.h_addressable) in dc_validate_seamless_boot_timing()
1777 context->streams[i]->timing.h_addressable, in dc_commit_state_no_check()
|
| A D | dc_resource.c | 522 if (stream1->timing.h_addressable in resource_are_streams_timing_synchronizable()
523 != stream2->timing.h_addressable) in resource_are_streams_timing_synchronizable()
1073 pipe_ctx->plane_res.scl_data.h_active = timing->h_addressable + in resource_build_scaling_params()
|
| /linux/drivers/gpu/drm/amd/display/dc/dce120/ |
| A D | dce120_timing_generator.c | 440 uint32_t h_sync_start = timing->h_addressable + hsync_offset; in dce120_timing_generator_program_blanking()
468 tmp2 = tmp1 + timing->h_addressable + in dce120_timing_generator_program_blanking()
|
| /linux/drivers/gpu/drm/amd/display/dc/ |
| A D | dc_hw_types.h | 749 uint32_t h_addressable; member
|
| /linux/drivers/gpu/drm/amd/display/dc/dce60/ |
| A D | dce60_hw_sequencer.c | 126 params.source_view_width = pipe_ctx->stream->timing.h_addressable; in dce60_enable_fbc()
|
| /linux/drivers/gpu/drm/amd/display/dc/dce/ |
| A D | dce_stream_encoder.c | 478 hw_crtc_timing.h_addressable - hw_crtc_timing.h_border_right; in dce110_stream_encoder_dp_set_stream_attribute()
514 hw_crtc_timing.h_addressable + hw_crtc_timing.h_border_right, in dce110_stream_encoder_dp_set_stream_attribute()
|
| /linux/drivers/gpu/drm/amd/display/dc/dcn20/ |
| A D | dcn20_optc.c | 223 int mpcc_hactive = (timing->h_addressable + timing->h_border_left + timing->h_border_right) in optc2_set_odm_combine()
|
| A D | dcn20_resource.c | 2072 - timing->h_addressable in dcn20_populate_dml_pipes_from_context()
2083 timing->h_addressable + timing->h_border_left + timing->h_border_right; in dcn20_populate_dml_pipes_from_context()
2230 pipes[pipe_cnt].pipe.src.viewport_width = timing->h_addressable; in dcn20_populate_dml_pipes_from_context()
2489 dsc_cfg.pic_width = (stream->timing.h_addressable + stream->timing.h_border_left in dcn20_validate_dsc()
2755 if (pipe->stream->timing.h_addressable > 7680 && in dcn20_validate_apply_pipe_split_flags()
|
| A D | dcn20_hwseq.c | 627 flow_ctrl_cnt = stream->timing.h_total - stream->timing.h_addressable - in calc_mpc_flow_ctrl_cnt()
1005 …int width = stream->timing.h_addressable + stream->timing.h_border_left + stream->timing.h_border_… in dcn20_blank_pixel_data()
2431 timing->h_addressable in dcn20_enable_stream()
|
| /linux/drivers/gpu/drm/amd/display/dc/dsc/ |
| A D | dc_dsc.c | 756 pic_width = timing->h_addressable + timing->h_border_left + timing->h_border_right; in setup_dsc_config()
|
| /linux/drivers/gpu/drm/amd/display/amdgpu_dm/ |
| A D | amdgpu_dm_trace.h | 423 __entry->stream_w = stream->timing.h_addressable;
|