| /linux/drivers/gpu/drm/amd/display/dc/dcn201/ |
| A D | dcn201_hwseq.c | 91 addr->quad_part < hwseq->fb_top.quad_part) { in gpu_addr_to_uma()
92 addr->quad_part -= hwseq->fb_base.quad_part; in gpu_addr_to_uma()
93 addr->quad_part += hwseq->fb_offset.quad_part; in gpu_addr_to_uma()
110 gpu_addr_to_uma(hwseq, &addr->grph.addr); in plane_address_in_gpu_space_to_uma()
111 gpu_addr_to_uma(hwseq, &addr->grph.meta_addr); in plane_address_in_gpu_space_to_uma()
136 struct dce_hwseq *hws = dc->hwseq; in dcn201_update_plane_addr()
165 struct dce_hwseq *hws = dc->hwseq; in dcn201_init_blank()
224 struct dce_hwseq *hws = dc->hwseq; in dcn201_init_hw()
391 struct dce_hwseq *hws = dc->hwseq; in dcn201_plane_atomic_disconnect()
543 struct dce_hwseq *hws = dc->hwseq; in dcn201_pipe_control_lock()
[all …]
|
| A D | dcn201_init.c | 130 dc->hwseq->funcs = dcn201_private_funcs; in dcn201_hw_sequencer_construct()
|
| /linux/drivers/gpu/drm/amd/display/dc/dcn303/ |
| A D | dcn303_init.c | 16 dc->hwseq->funcs.dpp_pg_control = dcn303_dpp_pg_control; in dcn303_hw_sequencer_construct()
17 dc->hwseq->funcs.hubp_pg_control = dcn303_hubp_pg_control; in dcn303_hw_sequencer_construct()
18 dc->hwseq->funcs.dsc_pg_control = dcn303_dsc_pg_control; in dcn303_hw_sequencer_construct()
19 dc->hwseq->funcs.enable_power_gating_plane = dcn303_enable_power_gating_plane; in dcn303_hw_sequencer_construct()
|
| /linux/drivers/gpu/drm/amd/display/dc/dcn302/ |
| A D | dcn302_init.c | 36 dc->hwseq->funcs.dpp_pg_control = dcn302_dpp_pg_control; in dcn302_hw_sequencer_construct()
37 dc->hwseq->funcs.hubp_pg_control = dcn302_hubp_pg_control; in dcn302_hw_sequencer_construct()
38 dc->hwseq->funcs.dsc_pg_control = dcn302_dsc_pg_control; in dcn302_hw_sequencer_construct()
|
| /linux/drivers/gpu/drm/amd/display/dc/core/ |
| A D | dc_vm_helper.c | 43 num_vmids = dc->hwss.init_sys_ctx(dc->hwseq, dc, pa_config); in dc_setup_system_context()
60 dc->hwss.init_vm_ctx(dc->hwseq, dc, va_config, vmid); in dc_setup_vm_context()
|
| /linux/drivers/gpu/drm/amd/display/dc/dcn20/ |
| A D | dcn20_hwseq.c | 281 struct dce_hwseq *hws = dc->hwseq; in dcn20_init_blank()
572 struct dce_hwseq *hws = dc->hwseq; in dcn20_plane_atomic_disable()
646 struct dce_hwseq *hws = dc->hwseq; in dcn20_enable_stream_timing()
890 struct dce_hwseq *hws = dc->hwseq; in dcn20_set_input_transfer_func()
1407 struct dce_hwseq *hws = dc->hwseq; in dcn20_update_dchubp_dpp()
1575 struct dce_hwseq *hws = dc->hwseq; in dcn20_program_pipe()
1660 struct dce_hwseq *hws = dc->hwseq; in dcn20_program_front_end_for_ctx()
1747 struct dce_hwseq *hwseq = dc->hwseq; in dcn20_post_unlock_program_front_end() local
1792 if (hwseq->wa.DEGVIDCN21) in dcn20_post_unlock_program_front_end()
1859 struct dce_hwseq *hws = dc->hwseq; in dcn20_update_bandwidth()
[all …]
|
| A D | dcn20_init.c | 140 dc->hwseq->funcs = dcn20_private_funcs; in dcn20_hw_sequencer_construct()
144 dc->hwseq->funcs.init_pipes = NULL; in dcn20_hw_sequencer_construct()
|
| /linux/drivers/gpu/drm/amd/display/dc/dcn10/ |
| A D | dcn10_hw_sequencer.c | 125 struct dce_hwseq *hws = dc->hwseq; in log_mpc_crc()
755 struct dce_hwseq *hws = dc->hwseq; in undo_DEGVIDCN10_253_wa()
775 struct dce_hwseq *hws = dc->hwseq; in apply_DEGVIDCN10_253_wa()
805 struct dce_hwseq *hws = dc->hwseq; in dcn10_bios_golden_init()
1141 struct dce_hwseq *hws = dc->hwseq; in dcn10_plane_atomic_disconnect()
1186 struct dce_hwseq *hws = dc->hwseq; in dcn10_plane_atomic_power_down()
1212 struct dce_hwseq *hws = dc->hwseq; in dcn10_plane_atomic_disable()
1245 struct dce_hwseq *hws = dc->hwseq; in dcn10_disable_plane()
1262 struct dce_hwseq *hws = dc->hwseq; in dcn10_init_pipes()
2371 power_on_plane(dc->hwseq, in dcn10_enable_plane()
[all …]
|
| A D | dcn10_init.c | 123 dc->hwseq->funcs = dcn10_private_funcs; in dcn10_hw_sequencer_construct()
|
| /linux/drivers/gpu/drm/amd/display/dc/dcn31/ |
| A D | dcn31_init.c | 148 dc->hwseq->funcs = dcn31_private_funcs; in dcn31_hw_sequencer_construct()
152 dc->hwseq->funcs.init_pipes = NULL; in dcn31_hw_sequencer_construct()
|
| A D | dcn31_hwseq.c | 71 struct dce_hwseq *hws = dc->hwseq; in enable_memory_low_power()
111 struct dce_hwseq *hws = dc->hwseq; in dcn31_init_hw()
144 hws->funcs.disable_vga(dc->hwseq); in dcn31_init_hw()
290 hws->funcs.enable_power_gating_plane(dc->hwseq, true); in dcn31_init_hw()
585 struct dce_hwseq *hws = dc->hwseq; in dcn31_reset_hw_ctx_wrap()
|
| /linux/drivers/gpu/drm/amd/display/dc/dcn21/ |
| A D | dcn21_init.c | 146 dc->hwseq->funcs = dcn21_private_funcs; in dcn21_hw_sequencer_construct()
150 dc->hwseq->funcs.init_pipes = NULL; in dcn21_hw_sequencer_construct()
|
| A D | dcn21_hwseq.c | 90 struct dce_hwseq *hws = dc->hwseq; in dcn21_s0i3_golden_init_wa()
|
| /linux/drivers/gpu/drm/amd/display/dc/dcn30/ |
| A D | dcn30_init.c | 145 dc->hwseq->funcs = dcn30_private_funcs; in dcn30_hw_sequencer_construct()
149 dc->hwseq->funcs.init_pipes = NULL; in dcn30_hw_sequencer_construct()
|
| A D | dcn30_hwseq.c | 148 struct dce_hwseq *hws = dc->hwseq; in dcn30_set_input_transfer_func()
437 struct dce_hwseq *hws = dc->hwseq; in dcn30_init_hw()
475 hws->funcs.disable_vga(dc->hwseq); in dcn30_init_hw()
651 hws->funcs.enable_power_gating_plane(dc->hwseq, true); in dcn30_init_hw()
|
| /linux/drivers/gpu/drm/amd/display/dc/dce80/ |
| A D | dce80_hw_sequencer.c | 49 dc->hwseq->funcs.enable_display_power_gating = dce100_enable_display_power_gating; in dce80_hw_sequencer_construct()
|
| /linux/drivers/gpu/drm/amd/display/dc/dce60/ |
| A D | dce60_hw_sequencer.c | 278 struct dce_hwseq *hws = dc->hwseq; in dce60_program_front_end_for_pipe()
286 dce_enable_fe_clock(dc->hwseq, mi->inst, true); in dce60_program_front_end_for_pipe()
425 dc->hwseq->funcs.enable_display_power_gating = dce100_enable_display_power_gating; in dce60_hw_sequencer_construct()
|
| /linux/drivers/gpu/drm/amd/display/dc/dce110/ |
| A D | dce110_hw_sequencer.c | 1250 dc->hwseq->funcs.setup_hpo_hw_control(dc->hwseq, false); in dce110_disable_stream()
1261 struct dce_hwseq *hws = link->dc->hwseq; in dce110_unblank_stream()
1279 struct dce_hwseq *hws = link->dc->hwseq;
1524 struct dce_hwseq *hws = dc->hwseq;
1809 struct dce_hwseq *hws = dc->hwseq;
2305 struct dce_hwseq *hws = dc->hwseq;
2332 dce_crtc_switch_to_clk_src(dc->hwseq,
2646 struct dce_hwseq *hws = dc->hwseq;
2751 struct dce_hwseq *hws = dc->hwseq;
2902 struct dce_hwseq *hws = dc->hwseq;
[all …]
|
| /linux/drivers/gpu/drm/amd/display/dc/dce100/ |
| A D | dce100_hw_sequencer.c | 138 dc->hwseq->funcs.enable_display_power_gating = dce100_enable_display_power_gating; in dce100_hw_sequencer_construct()
|
| /linux/drivers/gpu/drm/amd/display/dc/dce112/ |
| A D | dce112_hw_sequencer.c | 161 dc->hwseq->funcs.enable_display_power_gating = dce112_enable_display_power_gating; in dce112_hw_sequencer_construct()
|
| /linux/drivers/gpu/drm/amd/display/dc/clk_mgr/dce120/ |
| A D | dce120_clk_mgr.c | 149 if (dce121_xgmi_enabled(ctx->dc->hwseq)) in dce121_clk_mgr_construct()
|
| /linux/drivers/gpu/drm/amd/display/dc/dcn301/ |
| A D | dcn301_init.c | 146 dc->hwseq->funcs = dcn301_private_funcs; in dcn301_hw_sequencer_construct()
|
| /linux/drivers/gpu/drm/amd/display/dc/dce120/ |
| A D | dce120_hw_sequencer.c | 268 dc->hwseq->funcs.enable_display_power_gating = dce120_enable_display_power_gating; in dce120_hw_sequencer_construct()
|
| /linux/drivers/gpu/drm/amd/display/dc/dce/ |
| A D | dce_hwseq.c | 53 struct dce_hwseq *hws = dc->hwseq; in dce_pipe_control_lock()
|
| /linux/drivers/gpu/drm/amd/display/dc/ |
| A D | dc.h | 729 struct dce_hwseq *hwseq; member
|