Home
last modified time | relevance | path

Searched refs:hwsq (Results 1 – 6 of 6) sorted by relevance

/linux/drivers/gpu/drm/nouveau/nvkm/subdev/bus/
A Dhwsq.c39 memcpy(&hwsq->c.data[hwsq->c.size], data, size * sizeof(data[0])); in hwsq_cmd()
48 hwsq = *phwsq = kmalloc(sizeof(*hwsq), GFP_KERNEL); in nvkm_hwsq_init()
49 if (hwsq) { in nvkm_hwsq_init()
51 hwsq->addr = ~0; in nvkm_hwsq_init()
52 hwsq->data = ~0; in nvkm_hwsq_init()
53 memset(hwsq->c.data, 0x7f, sizeof(hwsq->c.data)); in nvkm_hwsq_init()
54 hwsq->c.size = 0; in nvkm_hwsq_init()
65 if (hwsq) { in nvkm_hwsq_fini()
68 hwsq->c.size = (hwsq->c.size + 4) / 4; in nvkm_hwsq_fini()
85 kfree(hwsq); in nvkm_hwsq_fini()
[all …]
A Dhwsq.h6 struct hwsq { struct
8 struct nvkm_hwsq *hwsq; argument
65 ret = nvkm_hwsq_init(subdev, &ram->hwsq); in hwsq_init()
75 hwsq_exec(struct hwsq *ram, bool exec) in hwsq_exec()
79 ret = nvkm_hwsq_fini(&ram->hwsq, exec); in hwsq_exec()
128 nvkm_hwsq_setf(ram->hwsq, flag, data); in hwsq_setf()
134 nvkm_hwsq_wait(ram->hwsq, flag, data); in hwsq_wait()
138 hwsq_wait_vblank(struct hwsq *ram) in hwsq_wait_vblank()
140 nvkm_hwsq_wait_vblank(ram->hwsq); in hwsq_wait_vblank()
144 hwsq_nsec(struct hwsq *ram, u32 nsec) in hwsq_nsec()
[all …]
A DKbuild3 nvkm-y += nvkm/subdev/bus/hwsq.o
/linux/drivers/gpu/drm/nouveau/nvkm/subdev/fb/
A Dramnv50.c39 struct hwsq base;
68 struct nv50_ramseq hwsq; member
187 ram_nsec(hwsq, 24000); in nvkm_sddr2_dll_reset()
213 ram_nsec(hwsq, 20000); in nv50_ram_gpio()
221 struct nv50_ramseq *hwsq = &ram->hwsq; in nv50_ram_calc() local
310 ram_wait_vblank(hwsq); in nv50_ram_calc()
313 ram_nsec(hwsq, 8000); in nv50_ram_calc()
316 ram_nsec(hwsq, 2000); in nv50_ram_calc()
372 ram_nsec(hwsq, 12000); in nv50_ram_calc()
460 nvkm_sddr2_dll_reset(hwsq); in nv50_ram_calc()
[all …]
/linux/drivers/gpu/drm/nouveau/nvkm/subdev/clk/
A Dnv50.c372 struct nv50_clk_hwsq *hwsq = &clk->hwsq; in nv50_clk_calc() local
385 out = clk_init(hwsq, subdev); in nv50_clk_calc()
390 clk_nsec(hwsq, 8000); in nv50_clk_calc()
448 clk_mask(hwsq, divs, divsm, divsv); in nv50_clk_calc()
449 clk_mask(hwsq, mast, mastm, mastv); in nv50_clk_calc()
464 clk_mask(hwsq, nvpll[0], 0xc03f0100, in nv50_clk_calc()
482 clk_mask(hwsq, spll[0], 0xc03f0100, in nv50_clk_calc()
499 return clk_exec(&clk->hwsq, true); in nv50_clk_prog()
506 clk_exec(&clk->hwsq, false); in nv50_clk_tidy()
523 clk->hwsq.r_fifo = hwsq_reg(0x002504); in nv50_clk_new_()
[all …]
A Dnv50.h10 struct hwsq base;
20 struct nv50_clk_hwsq hwsq; member

Completed in 10 milliseconds