Searched refs:ih_rb_rptr (Results 1 – 4 of 4) sorted by relevance
/linux/drivers/gpu/drm/amd/amdgpu/ |
A D | vega10_ih.c | 57 ih_regs->ih_rb_rptr = SOC15_REG_OFFSET(OSSSYS, 0, mmIH_RB_RPTR); in vega10_ih_init_register_offset() 70 ih_regs->ih_rb_rptr = SOC15_REG_OFFSET(OSSSYS, 0, mmIH_RB_RPTR_RING1); in vega10_ih_init_register_offset() 81 ih_regs->ih_rb_rptr = SOC15_REG_OFFSET(OSSSYS, 0, mmIH_RB_RPTR_RING2); in vega10_ih_init_register_offset() 124 WREG32(ih_regs->ih_rb_rptr, 0); in vega10_ih_toggle_ring_interrupts() 243 WREG32(ih_regs->ih_rb_rptr, 0); in vega10_ih_enable_ring() 391 v = RREG32_NO_KIQ(ih_regs->ih_rb_rptr); in vega10_ih_irq_rearm() 421 WREG32(ih_regs->ih_rb_rptr, ih->rptr); in vega10_ih_set_rptr()
|
A D | vega20_ih.c | 60 ih_regs->ih_rb_rptr = SOC15_REG_OFFSET(OSSSYS, 0, mmIH_RB_RPTR); in vega20_ih_init_register_offset() 73 ih_regs->ih_rb_rptr = SOC15_REG_OFFSET(OSSSYS, 0, mmIH_RB_RPTR_RING1); in vega20_ih_init_register_offset() 84 ih_regs->ih_rb_rptr = SOC15_REG_OFFSET(OSSSYS, 0, mmIH_RB_RPTR_RING2); in vega20_ih_init_register_offset() 128 WREG32(ih_regs->ih_rb_rptr, 0); in vega20_ih_toggle_ring_interrupts() 247 WREG32(ih_regs->ih_rb_rptr, 0); in vega20_ih_enable_ring() 443 v = RREG32_NO_KIQ(ih_regs->ih_rb_rptr); in vega20_ih_irq_rearm() 473 WREG32(ih_regs->ih_rb_rptr, ih->rptr); in vega20_ih_set_rptr()
|
A D | navi10_ih.c | 59 ih_regs->ih_rb_rptr = SOC15_REG_OFFSET(OSSSYS, 0, mmIH_RB_RPTR); in navi10_ih_init_register_offset() 72 ih_regs->ih_rb_rptr = SOC15_REG_OFFSET(OSSSYS, 0, mmIH_RB_RPTR_RING1); in navi10_ih_init_register_offset() 83 ih_regs->ih_rb_rptr = SOC15_REG_OFFSET(OSSSYS, 0, mmIH_RB_RPTR_RING2); in navi10_ih_init_register_offset() 179 WREG32(ih_regs->ih_rb_rptr, 0); in navi10_ih_toggle_ring_interrupts() 299 WREG32(ih_regs->ih_rb_rptr, 0); in navi10_ih_enable_ring() 465 v = RREG32_NO_KIQ(ih_regs->ih_rb_rptr); in navi10_ih_irq_rearm() 495 WREG32(ih_regs->ih_rb_rptr, ih->rptr); in navi10_ih_set_rptr()
|
A D | amdgpu_ih.h | 38 uint32_t ih_rb_rptr; member
|
Completed in 23 milliseconds