Searched refs:misc_mask (Results 1 – 5 of 5) sorted by relevance
38 u8 misc_mask; member48 return irq <= 7 ? &cpld_regs->pci_mask : &cpld_regs->misc_mask; in irq_to_pic_mask()112 &cpld_regs->misc_mask); in cpld_pic_cascade()184 out_8(&cpld_regs->misc_mask, ~(MISC_IGNORE)); in mpc5121_ads_cpld_pic_init()
898 if (misc_mask->inner_second_cvlan_tag || in dr_ste_v0_build_eth_l2_src_or_dst_bit_mask()899 misc_mask->inner_second_svlan_tag) { in dr_ste_v0_build_eth_l2_src_or_dst_bit_mask()901 misc_mask->inner_second_cvlan_tag = 0; in dr_ste_v0_build_eth_l2_src_or_dst_bit_mask()902 misc_mask->inner_second_svlan_tag = 0; in dr_ste_v0_build_eth_l2_src_or_dst_bit_mask()908 second_cfi, misc_mask, inner_second_cfi); in dr_ste_v0_build_eth_l2_src_or_dst_bit_mask()912 if (misc_mask->outer_second_cvlan_tag || in dr_ste_v0_build_eth_l2_src_or_dst_bit_mask()913 misc_mask->outer_second_svlan_tag) { in dr_ste_v0_build_eth_l2_src_or_dst_bit_mask()915 misc_mask->outer_second_cvlan_tag = 0; in dr_ste_v0_build_eth_l2_src_or_dst_bit_mask()916 misc_mask->outer_second_svlan_tag = 0; in dr_ste_v0_build_eth_l2_src_or_dst_bit_mask()922 second_cfi, misc_mask, outer_second_cfi); in dr_ste_v0_build_eth_l2_src_or_dst_bit_mask()[all …]
1092 if (misc_mask->inner_second_cvlan_tag || in dr_ste_v1_build_eth_l2_src_or_dst_bit_mask()1093 misc_mask->inner_second_svlan_tag) { in dr_ste_v1_build_eth_l2_src_or_dst_bit_mask()1095 misc_mask->inner_second_cvlan_tag = 0; in dr_ste_v1_build_eth_l2_src_or_dst_bit_mask()1096 misc_mask->inner_second_svlan_tag = 0; in dr_ste_v1_build_eth_l2_src_or_dst_bit_mask()1102 second_cfi, misc_mask, inner_second_cfi); in dr_ste_v1_build_eth_l2_src_or_dst_bit_mask()1106 if (misc_mask->outer_second_cvlan_tag || in dr_ste_v1_build_eth_l2_src_or_dst_bit_mask()1107 misc_mask->outer_second_svlan_tag) { in dr_ste_v1_build_eth_l2_src_or_dst_bit_mask()1109 misc_mask->outer_second_cvlan_tag = 0; in dr_ste_v1_build_eth_l2_src_or_dst_bit_mask()1110 misc_mask->outer_second_svlan_tag = 0; in dr_ste_v1_build_eth_l2_src_or_dst_bit_mask()1116 second_cfi, misc_mask, outer_second_cfi); in dr_ste_v1_build_eth_l2_src_or_dst_bit_mask()[all …]
325 u32 misc_mask; member
522 if (sigstruct->body.miscselect & sigstruct->body.misc_mask & in sgx_encl_init()
Completed in 23 milliseconds