Home
last modified time | relevance | path

Searched refs:mmDF_CS_AON0_DramBaseAddress0 (Results 1 – 3 of 3) sorted by relevance

/linux/drivers/gpu/drm/amd/include/asic_reg/df/
A Ddf_1_7_offset.h30 #define mmDF_CS_AON0_DramBaseAddress0 0x0044 macro
/linux/drivers/gpu/drm/amd/amdgpu/
A Ddf_v1_7.c61 tmp = RREG32_SOC15(DF, 0, mmDF_CS_AON0_DramBaseAddress0); in df_v1_7_get_fb_channel_number()
/linux/drivers/gpu/drm/amd/pm/powerplay/hwmgr/
A Dvega10_hwmgr.c64 #define mmDF_CS_AON0_DramBaseAddress0 macro
933 data->mem_channels = (RREG32_SOC15(DF, 0, mmDF_CS_AON0_DramBaseAddress0) & in vega10_hwmgr_backend_init()

Completed in 27 milliseconds