Searched refs:mmPWR_MISC_CNTL_STATUS (Results 1 – 5 of 5) sorted by relevance
| /linux/drivers/gpu/drm/amd/include/asic_reg/pwr/ |
| A D | pwr_10_0_offset.h | 24 #define mmPWR_MISC_CNTL_STATUS … macro
|
| /linux/drivers/gpu/drm/amd/include/asic_reg/smuio/ |
| A D | smuio_12_0_0_offset.h | 27 #define mmPWR_MISC_CNTL_STATUS … macro
|
| /linux/drivers/gpu/drm/amd/pm/swsmu/smu12/ |
| A D | smu_v12_0.c | 54 #undef mmPWR_MISC_CNTL_STATUS
|
| /linux/drivers/gpu/drm/amd/pm/powerplay/hwmgr/ |
| A D | smu10_hwmgr.c | 340 reg = RREG32_SOC15(PWR, 0, mmPWR_MISC_CNTL_STATUS); in smu10_is_gfx_on()
|
| /linux/drivers/gpu/drm/amd/amdgpu/ |
| A D | gfx_v9_0.c | 2892 default_data = data = RREG32(SOC15_REG_OFFSET(PWR, 0, mmPWR_MISC_CNTL_STATUS)); in pwr_10_0_gfxip_control_over_cgpg()
2897 WREG32(SOC15_REG_OFFSET(PWR, 0, mmPWR_MISC_CNTL_STATUS), data); in pwr_10_0_gfxip_control_over_cgpg()
2903 WREG32(SOC15_REG_OFFSET(PWR, 0, mmPWR_MISC_CNTL_STATUS), data); in pwr_10_0_gfxip_control_over_cgpg()
2908 WREG32(SOC15_REG_OFFSET(PWR, 0, mmPWR_MISC_CNTL_STATUS), data); in pwr_10_0_gfxip_control_over_cgpg()
|
Completed in 28 milliseconds