Home
last modified time | relevance | path

Searched refs:mmio_base (Results 1 – 25 of 148) sorted by relevance

123456

/linux/drivers/input/keyboard/
A Dimx_keypad.c48 void __iomem *mmio_base; member
93 reg_val = readw(keypad->mmio_base + KPDR); in imx_keypad_scan_matrix()
95 writew(reg_val, keypad->mmio_base + KPDR); in imx_keypad_scan_matrix()
97 reg_val = readw(keypad->mmio_base + KPCR); in imx_keypad_scan_matrix()
99 writew(reg_val, keypad->mmio_base + KPCR); in imx_keypad_scan_matrix()
103 reg_val = readw(keypad->mmio_base + KPCR); in imx_keypad_scan_matrix()
105 writew(reg_val, keypad->mmio_base + KPCR); in imx_keypad_scan_matrix()
134 reg_val = readw(keypad->mmio_base + KPDR); in imx_keypad_scan_matrix()
136 writew(reg_val, keypad->mmio_base + KPDR); in imx_keypad_scan_matrix()
447 if (IS_ERR(keypad->mmio_base)) in imx_keypad_probe()
[all …]
A Dpxa930_rotary.c23 void __iomem *mmio_base; member
31 uint32_t sbcr = __raw_readl(r->mmio_base + SBCR); in clear_sbcr()
33 __raw_writel(sbcr | SBCR_ERSB, r->mmio_base + SBCR); in clear_sbcr()
34 __raw_writel(sbcr & ~SBCR_ERSB, r->mmio_base + SBCR); in clear_sbcr()
43 ercr = __raw_readl(r->mmio_base + ERCR) & 0xf; in rotary_irq()
110 r->mmio_base = ioremap(res->start, resource_size(res)); in pxa930_rotary_probe()
111 if (r->mmio_base == NULL) { in pxa930_rotary_probe()
166 iounmap(r->mmio_base); in pxa930_rotary_probe()
178 iounmap(r->mmio_base); in pxa930_rotary_remove()
/linux/drivers/pwm/
A Dpwm-tiecap.c37 void __iomem *mmio_base; member
75 value = readw(pc->mmio_base + ECCTL2); in ecap_pwm_config()
80 writew(value, pc->mmio_base + ECCTL2); in ecap_pwm_config()
97 value = readw(pc->mmio_base + ECCTL2); in ecap_pwm_config()
100 writew(value, pc->mmio_base + ECCTL2); in ecap_pwm_config()
116 value = readw(pc->mmio_base + ECCTL2); in ecap_pwm_set_polarity()
125 writew(value, pc->mmio_base + ECCTL2); in ecap_pwm_set_polarity()
144 value = readw(pc->mmio_base + ECCTL2); in ecap_pwm_enable()
146 writew(value, pc->mmio_base + ECCTL2); in ecap_pwm_enable()
253 if (IS_ERR(pc->mmio_base)) in ecap_pwm_probe()
[all …]
A Dpwm-tiehrpwm.c110 void __iomem *mmio_base; member
287 ehrpwm_write(pc->mmio_base, TBPRD, period_cycles); in ehrpwm_pwm_config()
300 ehrpwm_write(pc->mmio_base, cmp_reg, duty_cycles); in ehrpwm_pwm_config()
453 if (IS_ERR(pc->mmio_base)) in ehrpwm_pwm_probe()
454 return PTR_ERR(pc->mmio_base); in ehrpwm_pwm_probe()
502 pc->ctx.tbctl = ehrpwm_read(pc->mmio_base, TBCTL); in ehrpwm_pwm_save_context()
503 pc->ctx.tbprd = ehrpwm_read(pc->mmio_base, TBPRD); in ehrpwm_pwm_save_context()
504 pc->ctx.cmpa = ehrpwm_read(pc->mmio_base, CMPA); in ehrpwm_pwm_save_context()
505 pc->ctx.cmpb = ehrpwm_read(pc->mmio_base, CMPB); in ehrpwm_pwm_save_context()
517 ehrpwm_write(pc->mmio_base, CMPA, pc->ctx.cmpa); in ehrpwm_pwm_restore_context()
[all …]
A Dpwm-imx1.c31 void __iomem *mmio_base; member
86 max = readl(imx->mmio_base + MX1_PWMP); in pwm_imx1_config()
89 writel(max - p, imx->mmio_base + MX1_PWMS); in pwm_imx1_config()
104 value = readl(imx->mmio_base + MX1_PWMC); in pwm_imx1_enable()
106 writel(value, imx->mmio_base + MX1_PWMC); in pwm_imx1_enable()
116 value = readl(imx->mmio_base + MX1_PWMC); in pwm_imx1_disable()
118 writel(value, imx->mmio_base + MX1_PWMC); in pwm_imx1_disable()
158 imx->mmio_base = devm_platform_ioremap_resource(pdev, 0); in pwm_imx1_probe()
159 if (IS_ERR(imx->mmio_base)) in pwm_imx1_probe()
160 return PTR_ERR(imx->mmio_base); in pwm_imx1_probe()
A Dpwm-imx27.c85 void __iomem *mmio_base; member
133 val = readl(imx->mmio_base + MX3_PWMCR); in pwm_imx27_get_state()
153 val = readl(imx->mmio_base + MX3_PWMPR); in pwm_imx27_get_state()
165 val = readl(imx->mmio_base + MX3_PWMSAR); in pwm_imx27_get_state()
185 cr = readl(imx->mmio_base + MX3_PWMCR); in pwm_imx27_sw_reset()
202 sr = readl(imx->mmio_base + MX3_PWMSR); in pwm_imx27_wait_fifo_slot()
209 sr = readl(imx->mmio_base + MX3_PWMSR); in pwm_imx27_wait_fifo_slot()
286 writel(cr, imx->mmio_base + MX3_PWMCR); in pwm_imx27_apply()
331 if (IS_ERR(imx->mmio_base)) in pwm_imx27_probe()
332 return PTR_ERR(imx->mmio_base); in pwm_imx27_probe()
[all …]
A Dpwm-pxa.c48 void __iomem *mmio_base; member
96 writel(prescale, pc->mmio_base + offset + PWMCR); in pxa_pwm_config()
97 writel(dc, pc->mmio_base + offset + PWMDCR); in pxa_pwm_config()
98 writel(pv, pc->mmio_base + offset + PWMPCR); in pxa_pwm_config()
194 pc->mmio_base = devm_platform_ioremap_resource(pdev, 0); in pwm_probe()
195 if (IS_ERR(pc->mmio_base)) in pwm_probe()
196 return PTR_ERR(pc->mmio_base); in pwm_probe()
A Dpwm-spear.c54 void __iomem *mmio_base; member
67 return readl_relaxed(chip->mmio_base + (num << 4) + offset); in spear_pwm_readl()
74 writel_relaxed(val, chip->mmio_base + (num << 4) + offset); in spear_pwm_writel()
206 pc->mmio_base = devm_platform_ioremap_resource(pdev, 0); in spear_pwm_probe()
207 if (IS_ERR(pc->mmio_base)) in spear_pwm_probe()
208 return PTR_ERR(pc->mmio_base); in spear_pwm_probe()
234 val = readl_relaxed(pc->mmio_base + PWMMCR); in spear_pwm_probe()
236 writel_relaxed(val, pc->mmio_base + PWMMCR); in spear_pwm_probe()
/linux/drivers/edac/
A Dal_mc_edac.c57 void __iomem *mmio_base; member
95 al_mc->mmio_base + AL_MC_ECC_CLEAR); in handle_ce()
140 al_mc->mmio_base + AL_MC_ECC_CLEAR); in handle_ue()
199 ecccfg0 = readl(mmio_base + AL_MC_ECC_CFG); in get_scrub_mode()
222 void __iomem *mmio_base; in al_mc_edac_probe() local
226 mmio_base = devm_platform_ioremap_resource(pdev, 0); in al_mc_edac_probe()
227 if (IS_ERR(mmio_base)) { in al_mc_edac_probe()
229 PTR_ERR(mmio_base)); in al_mc_edac_probe()
230 return PTR_ERR(mmio_base); in al_mc_edac_probe()
248 al_mc->mmio_base = mmio_base; in al_mc_edac_probe()
[all …]
/linux/drivers/input/mouse/
A Dpxa930_trkball.c44 void __iomem *mmio_base; member
58 tbcntr = __raw_readl(trkball->mmio_base + TBCNTR); in pxa930_trkball_interrupt()
70 __raw_writel(0, trkball->mmio_base + TBSBC); in pxa930_trkball_interrupt()
80 __raw_writel(v, trkball->mmio_base + TBCR); in write_tbcr()
101 tbcr = __raw_readl(trkball->mmio_base + TBCR); in pxa930_trkball_config()
107 tbcr = __raw_readl(trkball->mmio_base + TBCR); in pxa930_trkball_config()
112 __raw_writel(0, trkball->mmio_base + TBSBC); in pxa930_trkball_config()
115 __raw_readl(trkball->mmio_base + TBCR)); in pxa930_trkball_config()
171 if (!trkball->mmio_base) { in pxa930_trkball_probe()
221 iounmap(trkball->mmio_base); in pxa930_trkball_probe()
[all …]
/linux/drivers/ata/
A Dsata_sil.c546 tmp = readl(mmio_base + SIL_SYSCFG); in sil_freeze()
548 writel(tmp, mmio_base + SIL_SYSCFG); in sil_freeze()
549 readl(mmio_base + SIL_SYSCFG); /* flush */ in sil_freeze()
579 tmp = readl(mmio_base + SIL_SYSCFG); in sil_thaw()
581 writel(tmp, mmio_base + SIL_SYSCFG); in sil_thaw()
666 mmio_base + sil_port[i].fifo_cfg); in sil_init_controller()
689 tmp = readl(mmio_base + sil_port[2].bmdma); in sil_init_controller()
692 mmio_base + sil_port[2].bmdma); in sil_init_controller()
728 void __iomem *mmio_base; in sil_init_one() local
766 mmio_base = host->iomap[SIL_MMIO_BAR]; in sil_init_one()
[all …]
A Dpata_pdc2027x.c473 void __iomem *mmio_base = host->iomap[PDC_MMIO_BAR]; in pdc_read_counter() local
533 pll_ctl = ioread16(mmio_base + PDC_PLL_CTL); in pdc_adjust_pll()
573 iowrite16(pll_ctl, mmio_base + PDC_PLL_CTL); in pdc_adjust_pll()
574 ioread16(mmio_base + PDC_PLL_CTL); /* flush */ in pdc_adjust_pll()
584 pll_ctl = ioread16(mmio_base + PDC_PLL_CTL); in pdc_adjust_pll()
607 scr = ioread32(mmio_base + PDC_SYS_CTL); in pdc_detect_pll_input_clock()
610 ioread32(mmio_base + PDC_SYS_CTL); /* flush */ in pdc_detect_pll_input_clock()
624 scr = ioread32(mmio_base + PDC_SYS_CTL); in pdc_detect_pll_input_clock()
627 ioread32(mmio_base + PDC_SYS_CTL); /* flush */ in pdc_detect_pll_input_clock()
705 void __iomem *mmio_base; in pdc2027x_init_one() local
[all …]
A Dsata_qstor.c192 u8 __iomem *mmio_base = qs_mmio_base(ap->host); in qs_freeze() local
200 u8 __iomem *mmio_base = qs_mmio_base(ap->host); in qs_thaw() local
361 u8 __iomem *mmio_base = qs_mmio_base(host); in qs_intr_pkt() local
364 u32 sff0 = readl(mmio_base + QS_HST_SFF); in qs_intr_pkt()
365 u32 sff1 = readl(mmio_base + QS_HST_SFF + 4); in qs_intr_pkt()
471 void __iomem *mmio_base = qs_mmio_base(ap->host); in qs_port_start() local
493 void __iomem *mmio_base = qs_mmio_base(host); in qs_host_stop() local
501 void __iomem *mmio_base = host->iomap[QS_MMIO_BAR]; in qs_host_init() local
509 u8 __iomem *chan = mmio_base + (port_no * 0x4000); in qs_host_init()
517 u8 __iomem *chan = mmio_base + (port_no * 0x4000); in qs_host_init()
[all …]
A Dpata_sil680.c345 void __iomem *mmio_base; in sil680_init_one() local
385 mmio_base = host->iomap[SIL680_MMIO_BAR]; in sil680_init_one()
386 host->ports[0]->ioaddr.bmdma_addr = mmio_base + 0x00; in sil680_init_one()
387 host->ports[0]->ioaddr.cmd_addr = mmio_base + 0x80; in sil680_init_one()
388 host->ports[0]->ioaddr.ctl_addr = mmio_base + 0x8a; in sil680_init_one()
389 host->ports[0]->ioaddr.altstatus_addr = mmio_base + 0x8a; in sil680_init_one()
391 host->ports[1]->ioaddr.bmdma_addr = mmio_base + 0x08; in sil680_init_one()
392 host->ports[1]->ioaddr.cmd_addr = mmio_base + 0xc0; in sil680_init_one()
393 host->ports[1]->ioaddr.ctl_addr = mmio_base + 0xca; in sil680_init_one()
394 host->ports[1]->ioaddr.altstatus_addr = mmio_base + 0xca; in sil680_init_one()
/linux/drivers/net/wireless/broadcom/b43/
A Dpio.h72 u16 mmio_base; member
101 u16 mmio_base; member
111 return b43_read16(q->dev, q->mmio_base + offset); in b43_piotx_read16()
116 return b43_read32(q->dev, q->mmio_base + offset); in b43_piotx_read32()
122 b43_write16(q->dev, q->mmio_base + offset, value); in b43_piotx_write16()
128 b43_write32(q->dev, q->mmio_base + offset, value); in b43_piotx_write32()
134 return b43_read16(q->dev, q->mmio_base + offset); in b43_piorx_read16()
139 return b43_read32(q->dev, q->mmio_base + offset); in b43_piorx_read32()
145 b43_write16(q->dev, q->mmio_base + offset, value); in b43_piorx_write16()
151 b43_write32(q->dev, q->mmio_base + offset, value); in b43_piorx_write32()
/linux/drivers/clk/mmp/
A Dclk-audio.c59 void __iomem *mmio_base; member
214 writel(val, priv->mmio_base + SSPA_AUD_PLL_CTRL0); in audio_pll_set_rate()
218 writel(val, priv->mmio_base + SSPA_AUD_PLL_CTRL1); in audio_pll_set_rate()
255 priv->sspa_mux.reg = priv->mmio_base + SSPA_AUD_CTRL; in register_clocks()
265 priv->sysclk_div.reg = priv->mmio_base + SSPA_AUD_CTRL; in register_clocks()
286 priv->sspa0_div.reg = priv->mmio_base + SSPA_AUD_CTRL; in register_clocks()
299 priv->sspa0_gate.reg = priv->mmio_base + SSPA_AUD_CTRL; in register_clocks()
308 priv->sspa1_mux.reg = priv->mmio_base + SSPA_AUD_CTRL; in register_clocks()
317 priv->sspa1_div.reg = priv->mmio_base + SSPA_AUD_CTRL; in register_clocks()
361 if (IS_ERR(priv->mmio_base)) in mmp2_audio_clk_probe()
[all …]
/linux/drivers/usb/host/
A Dohci-pxa27x.c124 void __iomem *mmio_base; member
168 __raw_writel(uhcrhda, pxa_ohci->mmio_base + UHCRHDA); in pxa27x_ohci_select_pmm()
169 __raw_writel(uhcrhdb, pxa_ohci->mmio_base + UHCRHDB); in pxa27x_ohci_select_pmm()
224 uint32_t uhchr = __raw_readl(pxa_ohci->mmio_base + UHCHR); in pxa27x_setup_hc()
257 __raw_writel(uhchr, pxa_ohci->mmio_base + UHCHR); in pxa27x_setup_hc()
258 __raw_writel(uhcrhda, pxa_ohci->mmio_base + UHCRHDA); in pxa27x_setup_hc()
263 uint32_t uhchr = __raw_readl(pxa_ohci->mmio_base + UHCHR); in pxa27x_reset_hc()
292 __raw_writel(uhchr, pxa_ohci->mmio_base + UHCHR); in pxa27x_start_hc()
311 __raw_writel(uhchr, pxa_ohci->mmio_base + UHCHR); in pxa27x_start_hc()
337 __raw_writel(uhccoms, pxa_ohci->mmio_base + UHCCOMS); in pxa27x_stop_hc()
[all …]
/linux/drivers/thermal/
A Dthermal_mmio.c12 void __iomem *mmio_base; member
13 u32 (*read_mmio)(void __iomem *mmio_base);
18 static u32 thermal_mmio_readb(void __iomem *mmio_base) in thermal_mmio_readb() argument
20 return readb(mmio_base); in thermal_mmio_readb()
29 t = sensor->read_mmio(sensor->mmio_base) & sensor->mask; in thermal_mmio_get_temperature()
56 sensor->mmio_base = devm_ioremap_resource(&pdev->dev, resource); in thermal_mmio_probe()
57 if (IS_ERR(sensor->mmio_base)) in thermal_mmio_probe()
58 return PTR_ERR(sensor->mmio_base); in thermal_mmio_probe()
/linux/drivers/soundwire/
A Dintel_init.c63 link->mmio_base = res->mmio_base; in intel_link_dev_register()
64 link->registers = res->mmio_base + SDW_LINK_BASE in intel_link_dev_register()
66 link->shim = res->mmio_base + res->shim_base; in intel_link_dev_register()
67 link->alh = res->mmio_base + res->alh_base; in intel_link_dev_register()
137 void sdw_intel_enable_irq(void __iomem *mmio_base, bool enable) in sdw_intel_enable_irq() argument
141 val = readl(mmio_base + HDA_DSP_REG_ADSPIC2); in sdw_intel_enable_irq()
148 writel(val, mmio_base + HDA_DSP_REG_ADSPIC2); in sdw_intel_enable_irq()
160 sdw_intel_enable_irq(ctx->mmio_base, true); in sdw_intel_thread()
216 ctx->mmio_base = res->mmio_base; in sdw_intel_probe_controller()
307 caps = ioread32(ctx->mmio_base + ctx->shim_base + SDW_SHIM_LCAP); in sdw_intel_startup_controller()
/linux/drivers/rtc/
A Drtc-ep93xx.c29 void __iomem *mmio_base; member
39 comp = readl(ep93xx_rtc->mmio_base + EP93XX_RTC_SWCOMP); in ep93xx_rtc_get_swcomp()
57 time = readl(ep93xx_rtc->mmio_base + EP93XX_RTC_DATA); in ep93xx_rtc_read_time()
68 writel(secs + 1, ep93xx_rtc->mmio_base + EP93XX_RTC_LOAD); in ep93xx_rtc_set_time()
131 ep93xx_rtc->mmio_base = devm_platform_ioremap_resource(pdev, 0); in ep93xx_rtc_probe()
132 if (IS_ERR(ep93xx_rtc->mmio_base)) in ep93xx_rtc_probe()
133 return PTR_ERR(ep93xx_rtc->mmio_base); in ep93xx_rtc_probe()
/linux/drivers/video/fbdev/mb862xx/
A Dmb862xxfbdrv.c633 par->host = par->mmio_base; in mb862xx_gdc_init()
634 par->i2c = par->mmio_base + MB862XX_I2C_BASE; in mb862xx_gdc_init()
636 par->cap = par->mmio_base + MB862XX_CAP_BASE; in mb862xx_gdc_init()
638 par->geo = par->mmio_base + MB862XX_GEO_BASE; in mb862xx_gdc_init()
726 if (par->mmio_base == NULL) { in of_platform_mb862xx_probe()
772 iounmap(par->mmio_base); in of_platform_mb862xx_probe()
809 iounmap(par->mmio_base); in of_platform_mb862xx_remove()
847 par->host = par->mmio_base; in coralp_init()
1060 if (par->mmio_base == NULL) { in mb862xx_pci_probe()
1116 iounmap(par->mmio_base); in mb862xx_pci_probe()
[all …]
/linux/drivers/platform/mellanox/
A Dmlxbf-pmc.c109 void __iomem *mmio_base; member
659 pmcaddr = pmc->block[blk_num].mmio_base + in mlxbf_pmc_program_l3_counter()
664 pmcaddr = pmc->block[blk_num].mmio_base + in mlxbf_pmc_program_l3_counter()
736 if (mlxbf_pmc_write(pmc->block[blk_num].mmio_base + in mlxbf_pmc_program_counter()
750 if (mlxbf_pmc_write(pmc->block[blk_num].mmio_base + in mlxbf_pmc_program_counter()
761 if (mlxbf_pmc_write(pmc->block[blk_num].mmio_base + in mlxbf_pmc_program_counter()
848 pmcaddr = pmc->block[blk_num].mmio_base + in mlxbf_pmc_read_l3_event()
853 pmcaddr = pmc->block[blk_num].mmio_base + in mlxbf_pmc_read_l3_event()
1164 if (mlxbf_pmc_readl(pmc->block[blk_num].mmio_base + in mlxbf_pmc_enable_show()
1370 pmc->block[i].mmio_base = in mlxbf_pmc_map_counters()
[all …]
/linux/drivers/net/ethernet/broadcom/
A Dbgmac.c46 if (!ring->mmio_base) in bgmac_dma_tx_reset()
68 ring->mmio_base, val); in bgmac_dma_tx_reset()
77 ring->mmio_base); in bgmac_dma_tx_reset()
82 ring->mmio_base); in bgmac_dma_tx_reset()
225 ring->mmio_base); in bgmac_dma_tx_add()
294 if (!ring->mmio_base) in bgmac_dma_rx_reset()
303 ring->mmio_base); in bgmac_dma_rx_reset()
633 ring->mmio_base = ring_base[i]; in bgmac_dma_alloc()
642 ring->mmio_base); in bgmac_dma_alloc()
658 ring->mmio_base = ring_base[i]; in bgmac_dma_alloc()
[all …]
/linux/drivers/thermal/intel/int340x_thermal/
A Dprocessor_thermal_mbox.c39 data = readl((void __iomem *) (proc_priv->mmio_base + MBOX_OFFSET_INTERFACE)); in send_mbox_cmd()
52 writel(cmd_data, (void __iomem *) ((proc_priv->mmio_base + MBOX_OFFSET_DATA))); in send_mbox_cmd()
56 writel(data, (void __iomem *) ((proc_priv->mmio_base + MBOX_OFFSET_INTERFACE))); in send_mbox_cmd()
61 data = readl((void __iomem *) (proc_priv->mmio_base + MBOX_OFFSET_INTERFACE)); in send_mbox_cmd()
78 *cmd_resp = readl((void __iomem *) (proc_priv->mmio_base + MBOX_OFFSET_DATA)); in send_mbox_cmd()
80 *cmd_resp = readq((void __iomem *) (proc_priv->mmio_base + MBOX_OFFSET_DATA)); in send_mbox_cmd()
/linux/arch/arm/mach-pxa/
A Dpxa3xx-ulpi.c31 void __iomem *mmio_base; member
41 return __raw_readl(u2d->mmio_base + reg); in u2d_readl()
46 __raw_writel(val, u2d->mmio_base + reg); in u2d_writel()
225 u2d->otg->io_priv = u2d->mmio_base; in pxa310_otg_init()
311 u2d->mmio_base = ioremap(r->start, resource_size(r)); in pxa3xx_u2d_probe()
312 if (!u2d->mmio_base) { in pxa3xx_u2d_probe()
339 iounmap(u2d->mmio_base); in pxa3xx_u2d_probe()
363 iounmap(u2d->mmio_base); in pxa3xx_u2d_remove()

Completed in 50 milliseconds

123456