Home
last modified time | relevance | path

Searched refs:num_slices_h (Results 1 – 12 of 12) sorted by relevance

/linux/drivers/gpu/drm/amd/display/dc/dsc/
A Ddc_dsc.c54 const uint32_t num_slices_h,
62 const uint32_t num_slices_h,
470 const uint32_t num_slices_h, in compute_bpp_x16_from_target_bandwidth() argument
499 const uint32_t num_slices_h, in decide_dsc_bandwidth_range() argument
549 const int num_slices_h, in decide_dsc_target_bpp_x16() argument
742 int num_slices_h; in setup_dsc_config() local
868 num_slices_h = min_slices_h; in setup_dsc_config()
883 num_slices_h = min_slices_h; in setup_dsc_config()
891 dsc_cfg->num_slices_h = num_slices_h; in setup_dsc_config()
923 num_slices_h, in setup_dsc_config()
[all …]
/linux/drivers/gpu/drm/amd/display/dc/
A Ddc_dsc.h81 uint32_t bpp_x16, uint32_t num_slices_h, bool is_dp);
85 const int num_slices_h,
A Ddc_hw_types.h736 uint32_t num_slices_h; /* Number of DSC slices - horizontal */ member
/linux/drivers/gpu/drm/amd/display/dc/dcn20/
A Ddcn20_dsc.c182 DC_LOG_DSC("\tnum_slices_h %d", config->dc_dsc_cfg.num_slices_h); in dsc_config_log()
339 ASSERT(dsc_cfg->dc_dsc_cfg.num_slices_h); in dsc_prepare_config()
351 if (!dsc_cfg->dc_dsc_cfg.num_slices_v || !dsc_cfg->dc_dsc_cfg.num_slices_h || in dsc_prepare_config()
368 dsc_reg_vals->num_slices_h = dsc_cfg->dc_dsc_cfg.num_slices_h; in dsc_prepare_config()
377 dsc_reg_vals->ich_reset_at_eol = (dsc_cfg->is_odm || dsc_reg_vals->num_slices_h > 1) ? 0xF : 0; in dsc_prepare_config()
381 dsc_reg_vals->pps.slice_width = dsc_cfg->pic_width / dsc_cfg->dc_dsc_cfg.num_slices_h; in dsc_prepare_config()
565 NUMBER_OF_SLICES_PER_LINE, reg_vals->num_slices_h - 1, in dsc_write_to_registers()
A Ddcn20_dsc.h533 uint32_t num_slices_h; member
A Ddcn20_resource.c2056 pipes[pipe_cnt].dout.dsc_slices = res_ctx->pipe_ctx[i].stream->timing.dsc_cfg.num_slices_h; in dcn20_populate_dml_pipes_from_context()
2497 dsc_cfg.dc_dsc_cfg.num_slices_h /= opp_cnt; in dcn20_validate_dsc()
/linux/drivers/gpu/drm/amd/display/amdgpu_dm/
A Damdgpu_dm_mst_types.c532 uint32_t num_slices_h; member
571 if (params[i].num_slices_h) in set_dsc_configs_from_fairness_vars()
572 params[i].timing->dsc_cfg.num_slices_h = params[i].num_slices_h; in set_dsc_configs_from_fairness_vars()
804 params[count].num_slices_h = aconnector->dsc_settings.dsc_num_slices_h; in compute_mst_dsc_configs_for_link()
A Damdgpu_dm.c6115 stream->timing.dsc_cfg.num_slices_h = aconnector->dsc_settings.dsc_num_slices_h; in apply_dsc_policy_for_stream()
/linux/drivers/gpu/drm/amd/display/dc/core/
A Ddc_link_hwss.c559 ASSERT(dsc_cfg.dc_dsc_cfg.num_slices_h % opp_cnt == 0);
560 dsc_cfg.dc_dsc_cfg.num_slices_h /= opp_cnt;
570 dsc_cfg.dc_dsc_cfg.num_slices_h *= opp_cnt;
A Ddc_stream.c110 stream->timing.dsc_cfg.num_slices_h = 0; in dc_stream_construct()
A Ddc_link.c4784 timing->dsc_cfg.num_slices_h,
A Ddc.c2662 uint32_t enable_dsc = (update->dsc_config->num_slices_h != 0 && in copy_stream_update_to_stream()

Completed in 54 milliseconds