Home
last modified time | relevance | path

Searched refs:offset (Results 1 – 25 of 5888) sorted by relevance

12345678910>>...236

/linux/arch/mips/include/asm/octeon/
A Dcvmx-pexp-defs.h31 #define CVMX_PEXP_NPEI_BAR1_INDEXX(offset) (CVMX_ADD_IO_SEG(0x00011F0000008000ull) + ((offset) & 31… argument
43 #define CVMX_PEXP_NPEI_DMAX_COUNTS(offset) (CVMX_ADD_IO_SEG(0x00011F0000008450ull) + ((offset) & 7)… argument
44 #define CVMX_PEXP_NPEI_DMAX_DBELL(offset) (CVMX_ADD_IO_SEG(0x00011F00000083B0ull) + ((offset) & 7) … argument
45 #define CVMX_PEXP_NPEI_DMAX_IBUFF_SADDR(offset) (CVMX_ADD_IO_SEG(0x00011F0000008400ull) + ((offset)… argument
46 #define CVMX_PEXP_NPEI_DMAX_NADDR(offset) (CVMX_ADD_IO_SEG(0x00011F00000084A0ull) + ((offset) & 7) … argument
92 #define CVMX_PEXP_NPEI_PKTX_CNTS(offset) (CVMX_ADD_IO_SEG(0x00011F000000A400ull) + ((offset) & 31) … argument
97 #define CVMX_PEXP_NPEI_PKTX_IN_BP(offset) (CVMX_ADD_IO_SEG(0x00011F000000B800ull) + ((offset) & 31)… argument
135 #define CVMX_PEXP_SLI_CTL_PORTX(offset) (CVMX_ADD_IO_SEG(0x00011F0000010050ull) + ((offset) & 3) * … argument
140 #define CVMX_PEXP_SLI_DMAX_CNT(offset) (CVMX_ADD_IO_SEG(0x00011F0000010400ull) + ((offset) & 1) * 1… argument
142 #define CVMX_PEXP_SLI_DMAX_TIM(offset) (CVMX_ADD_IO_SEG(0x00011F0000010420ull) + ((offset) & 1) * 1… argument
[all …]
A Dcvmx-pcsx-defs.h31 static inline uint64_t CVMX_PCSX_ANX_ADV_REG(unsigned long offset, unsigned long block_id) in CVMX_PCSX_ANX_ADV_REG() argument
35 return CVMX_ADD_IO_SEG(0x00011800B0001010ull) + ((offset) + (block_id) * 0x20000ull) * 1024; in CVMX_PCSX_ANX_ADV_REG()
38 return CVMX_ADD_IO_SEG(0x00011800B0001010ull) + ((offset) + (block_id) * 0x20000ull) * 1024; in CVMX_PCSX_ANX_ADV_REG()
42 return CVMX_ADD_IO_SEG(0x00011800B0001010ull) + ((offset) + (block_id) * 0x20000ull) * 1024; in CVMX_PCSX_ANX_ADV_REG()
44 return CVMX_ADD_IO_SEG(0x00011800B0001010ull) + ((offset) + (block_id) * 0x4000ull) * 1024; in CVMX_PCSX_ANX_ADV_REG()
46 return CVMX_ADD_IO_SEG(0x00011800B0001010ull) + ((offset) + (block_id) * 0x20000ull) * 1024; in CVMX_PCSX_ANX_ADV_REG()
49 static inline uint64_t CVMX_PCSX_ANX_EXT_ST_REG(unsigned long offset, unsigned long block_id) in CVMX_PCSX_ANX_EXT_ST_REG() argument
62 return CVMX_ADD_IO_SEG(0x00011800B0001028ull) + ((offset) + (block_id) * 0x4000ull) * 1024; in CVMX_PCSX_ANX_EXT_ST_REG()
64 return CVMX_ADD_IO_SEG(0x00011800B0001028ull) + ((offset) + (block_id) * 0x20000ull) * 1024; in CVMX_PCSX_ANX_EXT_ST_REG()
103 static inline uint64_t CVMX_PCSX_INTX_EN_REG(unsigned long offset, unsigned long block_id) in CVMX_PCSX_INTX_EN_REG() argument
[all …]
/linux/drivers/crypto/cavium/nitrox/
A Dnitrox_hal.c44 u64 offset; in nitrox_config_emu_unit() local
70 u64 offset; in reset_pkt_input_ring() local
98 u64 offset; in enable_pkt_input_ring() local
128 u64 offset; in nitrox_config_pkt_input_rings() local
166 u64 offset; in reset_pkt_solicit_port() local
195 u64 offset; in enable_pkt_solicit_port() local
221 u64 offset; in config_pkt_solicit_port() local
315 u64 offset; in reset_aqm_ring() local
343 u64 offset; in enable_aqm_ring() local
443 u64 offset; in nitrox_config_rand_unit() local
[all …]
/linux/scripts/dtc/libfdt/
A Dfdt_ro.c122 offset = fdt_next_node(fdt, offset, NULL); in fdt_find_max_phandle()
234 offset = fdt_next_node(fdt, offset, &depth)) in fdt_subnode_offset_namelen()
340 int offset; in fdt_first_property_offset() local
554 (offset >= 0) && (offset <= nodeoffset); in fdt_get_path()
555 offset = fdt_next_node(fdt, offset, &depth)) { in fdt_get_path()
586 if ((offset == -FDT_ERR_NOTFOUND) || (offset >= 0)) in fdt_get_path()
606 (offset >= 0) && (offset <= nodeoffset); in fdt_supernode_atdepth_offset()
607 offset = fdt_next_node(fdt, offset, &depth)) { in fdt_supernode_atdepth_offset()
671 offset = fdt_next_node(fdt, offset, NULL)) { in fdt_node_offset_by_prop_value()
698 offset = fdt_next_node(fdt, offset, NULL)) { in fdt_node_offset_by_phandle()
[all …]
A Dfdt.c148 if (offset < 0) in fdt_offset_ptr()
200 offset += 4; in fdt_next_tag()
222 && ((offset < 0) || (offset % FDT_TAGSIZE))) in fdt_check_node_offset_()
225 if (fdt_next_tag(fdt, offset, &offset) != FDT_BEGIN_NODE) in fdt_check_node_offset_()
228 return offset; in fdt_check_node_offset_()
234 && ((offset < 0) || (offset % FDT_TAGSIZE))) in fdt_check_prop_offset_()
237 if (fdt_next_tag(fdt, offset, &offset) != FDT_PROP) in fdt_check_prop_offset_()
240 return offset; in fdt_check_prop_offset_()
280 return offset; in fdt_next_node()
287 offset = fdt_next_node(fdt, offset, &depth); in fdt_first_subnode()
[all …]
/linux/drivers/net/wireless/ath/ath10k/
A Dqmi_wlfw_v01.c107 offset),
163 .offset = offsetof(struct wlfw_mem_cfg_s_v01,
164 offset),
172 .offset = offsetof(struct wlfw_mem_cfg_s_v01,
181 .offset = offsetof(struct wlfw_mem_cfg_s_v01,
194 .offset = offsetof(struct wlfw_mem_seg_s_v01,
203 .offset = offsetof(struct wlfw_mem_seg_s_v01,
212 .offset = offsetof(struct wlfw_mem_seg_s_v01,
221 .offset = offsetof(struct wlfw_mem_seg_s_v01,
1563 offset),
[all …]
/linux/drivers/thunderbolt/
A Dcap.c21 u32 value, offset; in tb_port_enable_tmu() local
29 offset = 0x26; in tb_port_enable_tmu()
31 offset = 0x2a; in tb_port_enable_tmu()
77 if (!offset) in tb_port_next_cap()
89 int offset = 0; in __tb_port_find_cap() local
95 offset = tb_port_next_cap(port, offset); in __tb_port_find_cap()
96 if (offset < 0) in __tb_port_find_cap()
97 return offset; in __tb_port_find_cap()
150 if (!offset) in tb_switch_next_cap()
196 offset = tb_switch_next_cap(sw, offset); in tb_switch_find_cap()
[all …]
/linux/drivers/net/dsa/sja1105/
A Dsja1105_ethtool.c83 int offset; member
94 .offset = 0,
101 .offset = 0x0,
108 .offset = 0x0,
115 .offset = 0x0,
123 .offset = 0x1,
130 .offset = 0x1,
137 .offset = 0x1,
144 .offset = 0x1,
151 .offset = 0x1,
[all …]
/linux/drivers/misc/ocxl/
A Dmmio.c10 if (offset > afu->config.global_mmio_size - 4) in ocxl_global_mmio_read32()
24 *val = readl((char *)afu->global_mmio_ptr + offset); in ocxl_global_mmio_read32()
35 if (offset > afu->config.global_mmio_size - 8) in ocxl_global_mmio_read64()
49 *val = readq((char *)afu->global_mmio_ptr + offset); in ocxl_global_mmio_read64()
60 if (offset > afu->config.global_mmio_size - 4) in ocxl_global_mmio_write32()
74 writel(val, (char *)afu->global_mmio_ptr + offset); in ocxl_global_mmio_write32()
86 if (offset > afu->config.global_mmio_size - 8) in ocxl_global_mmio_write64()
114 if (offset > afu->config.global_mmio_size - 4) in ocxl_global_mmio_set32()
145 if (offset > afu->config.global_mmio_size - 8) in ocxl_global_mmio_set64()
176 if (offset > afu->config.global_mmio_size - 4) in ocxl_global_mmio_clear32()
[all …]
/linux/arch/sh/boards/mach-microdev/
A Dio.c59 if ((offset >= IO_LAN91C111_BASE) && in microdev_ioport_map()
65 } else if ((offset >= IO_SUPERIO_BASE) && in microdev_ioport_map()
72 result = IO_SUPERIO_PHYS + (offset << 1); in microdev_ioport_map()
73 } else if (((offset >= IO_IDE1_BASE) && in microdev_ioport_map()
75 (offset == IO_IDE1_MISC)) { in microdev_ioport_map()
82 } else if (((offset >= IO_IDE2_BASE) && in microdev_ioport_map()
84 (offset == IO_IDE2_MISC)) { in microdev_ioport_map()
91 } else if ((offset >= IO_SERIAL1_BASE) && in microdev_ioport_map()
99 } else if ((offset >= IO_SERIAL2_BASE) && in microdev_ioport_map()
107 } else if ((offset >= IO_ISP1161_BASE) && in microdev_ioport_map()
[all …]
/linux/drivers/gpu/drm/nouveau/nvkm/subdev/bios/
A Dinit.c665 init->offset += 2; in init_repeat()
727 init->offset += 1; in init_end_repeat()
731 init->offset = 0; in init_end_repeat()
770 init->offset += 1; in init_not()
785 init->offset += 2; in init_io_flag_condition()
806 init->offset += 3; in init_generic_condition()
1073 init->offset++; in init_zm_i2c()
1373 u16 offset = nvbios_rd16(bios, init->offset + 1); in init_jump() local
1378 init->offset = offset; in init_jump()
2203 for (i = init->offset; i < init->offset + count; i++) in init_gpio_ne()
[all …]
/linux/drivers/gpio/
A Dgpio-eic-sprd.c153 tmp |= BIT(SPRD_EIC_BIT(offset)); in sprd_eic_update()
155 tmp &= ~BIT(SPRD_EIC_BIT(offset)); in sprd_eic_update()
239 u32 offset = irqd_to_hwirq(data); in sprd_eic_irq_mask() local
264 u32 offset = irqd_to_hwirq(data); in sprd_eic_irq_unmask() local
289 u32 offset = irqd_to_hwirq(data); in sprd_eic_irq_ack() local
313 u32 offset = irqd_to_hwirq(data); in sprd_eic_irq_set_type() local
330 sprd_eic_update(chip, offset, in sprd_eic_irq_set_type()
333 sprd_eic_update(chip, offset, in sprd_eic_irq_set_type()
355 sprd_eic_update(chip, offset, in sprd_eic_irq_set_type()
358 sprd_eic_update(chip, offset, in sprd_eic_irq_set_type()
[all …]
A Dgpio-aspeed.c532 int rc, offset; in aspeed_gpio_irq_ack() local
559 int rc, offset; in aspeed_gpio_irq_set_mask() local
604 int rc, offset; in aspeed_gpio_set_type() local
691 unsigned int offset; in aspeed_init_irq_valid_mask() local
780 offset, gpio->offset_timer[offset])) in register_allocated_timer()
795 unsigned int offset) in unregister_allocated_timer() argument
814 unsigned int offset) in timer_allocation_registered() argument
1014 if (offset < 0 || offset > gpio->chip.ngpio) in aspeed_gpio_copro_grab_gpio()
1016 bindex = offset >> 3; in aspeed_gpio_copro_grab_gpio()
1059 if (offset < 0 || offset > gpio->chip.ngpio) in aspeed_gpio_copro_release_gpio()
[all …]
A Dgpio-cs5535.c86 if (offset < 16) in __cs5535_gpio_set()
108 if (offset < 16) in __cs5535_gpio_clear()
134 if (offset < 16) in cs5535_gpio_isset()
140 offset -= 16; in cs5535_gpio_isset()
172 if (offset >= 24) in cs5535_gpio_setup_event()
173 offset = GPIO_MAP_W; in cs5535_gpio_setup_event()
174 else if (offset >= 16) in cs5535_gpio_setup_event()
175 offset = GPIO_MAP_Z; in cs5535_gpio_setup_event()
176 else if (offset >= 8) in cs5535_gpio_setup_event()
177 offset = GPIO_MAP_Y; in cs5535_gpio_setup_event()
[all …]
A Dgpio-sprd.c53 offset / SPRD_GPIO_BANK_NR); in sprd_gpio_update()
61 tmp |= BIT(SPRD_GPIO_BIT(offset)); in sprd_gpio_update()
63 tmp &= ~BIT(SPRD_GPIO_BIT(offset)); in sprd_gpio_update()
73 offset / SPRD_GPIO_BANK_NR); in sprd_gpio_read()
90 unsigned int offset) in sprd_gpio_direction_input() argument
98 unsigned int offset, int value) in sprd_gpio_direction_output() argument
120 u32 offset = irqd_to_hwirq(data); in sprd_gpio_irq_mask() local
122 sprd_gpio_update(chip, offset, SPRD_GPIO_IE, 0); in sprd_gpio_irq_mask()
128 u32 offset = irqd_to_hwirq(data); in sprd_gpio_irq_ack() local
136 u32 offset = irqd_to_hwirq(data); in sprd_gpio_irq_unmask() local
[all …]
/linux/arch/arm/kernel/
A Dmodule.c85 s32 offset; in apply_relocate() local
92 if (offset < 0 || offset > (symsec->sh_size / sizeof(Elf32_Sym))) { in apply_relocate()
130 offset = (offset & 0x00ffffff) << 2; in apply_relocate()
158 offset >>= 2; in apply_relocate()
177 if (offset >= 0x40000000 || offset < -0x40000000) { in apply_relocate()
197 offset = ((offset & 0xf0000) >> 4) | (offset & 0xfff); in apply_relocate()
198 offset = (offset ^ 0x8000) - 0x8000; in apply_relocate()
203 offset -= loc; in apply_relocate()
206 offset >>= 16; in apply_relocate()
314 offset = (offset ^ 0x8000) - 0x8000; in apply_relocate()
[all …]
/linux/drivers/staging/media/atomisp/pci/css_2400_system/hive/
A Dia_css_isp_configs.c40 offset = binary->info->mem_offsets.offsets.config->dmem.iterator.offset; in ia_css_configure_iterator()
68 offset = binary->info->mem_offsets.offsets.config->dmem.copy_output.offset; in ia_css_configure_copy_output()
96 offset = binary->info->mem_offsets.offsets.config->dmem.crop.offset; in ia_css_configure_crop()
124 offset = binary->info->mem_offsets.offsets.config->dmem.fpn.offset; in ia_css_configure_fpn()
152 offset = binary->info->mem_offsets.offsets.config->dmem.dvs.offset; in ia_css_configure_dvs()
180 offset = binary->info->mem_offsets.offsets.config->dmem.qplane.offset; in ia_css_configure_qplane()
264 offset = binary->info->mem_offsets.offsets.config->dmem.output.offset; in ia_css_configure_output()
292 offset = binary->info->mem_offsets.offsets.config->dmem.raw.offset; in ia_css_configure_raw()
320 offset = binary->info->mem_offsets.offsets.config->dmem.tnr.offset; in ia_css_configure_tnr()
348 offset = binary->info->mem_offsets.offsets.config->dmem.ref.offset; in ia_css_configure_ref()
[all …]
/linux/drivers/staging/media/atomisp/pci/css_2401_system/hive/
A Dia_css_isp_configs.c40 offset = binary->info->mem_offsets.offsets.config->dmem.iterator.offset; in ia_css_configure_iterator()
68 offset = binary->info->mem_offsets.offsets.config->dmem.copy_output.offset; in ia_css_configure_copy_output()
96 offset = binary->info->mem_offsets.offsets.config->dmem.crop.offset; in ia_css_configure_crop()
124 offset = binary->info->mem_offsets.offsets.config->dmem.fpn.offset; in ia_css_configure_fpn()
152 offset = binary->info->mem_offsets.offsets.config->dmem.dvs.offset; in ia_css_configure_dvs()
180 offset = binary->info->mem_offsets.offsets.config->dmem.qplane.offset; in ia_css_configure_qplane()
264 offset = binary->info->mem_offsets.offsets.config->dmem.output.offset; in ia_css_configure_output()
292 offset = binary->info->mem_offsets.offsets.config->dmem.raw.offset; in ia_css_configure_raw()
320 offset = binary->info->mem_offsets.offsets.config->dmem.tnr.offset; in ia_css_configure_tnr()
348 offset = binary->info->mem_offsets.offsets.config->dmem.ref.offset; in ia_css_configure_ref()
[all …]
/linux/drivers/pinctrl/
A Dpinctrl-da9062.c30 #define DA9062_TYPE(offset) (4 * (offset % 2)) argument
31 #define DA9062_PIN_SHIFT(offset) (4 * (offset % 2)) argument
45 unsigned int offset) in da9062_pctl_get_pin_mode() argument
54 val >>= DA9062_PIN_SHIFT(offset); in da9062_pctl_get_pin_mode()
69 mode <<= DA9062_PIN_SHIFT(offset); in da9062_pctl_set_pin_mode()
106 return !!(val & BIT(offset)); in da9062_gpio_get()
116 value << offset); in da9062_gpio_set()
142 unsigned int offset) in da9062_gpio_direction_input() argument
202 BIT(offset), 0); in da9062_gpio_set_config()
210 BIT(offset), BIT(offset)); in da9062_gpio_set_config()
[all …]
/linux/drivers/net/ipa/
A Dipa_qmi_msg.c20 .offset = offsetof(struct ipa_indication_register_req,
30 .offset = offsetof(struct ipa_indication_register_req,
40 .offset = offsetof(struct ipa_indication_register_req,
50 .offset = offsetof(struct ipa_indication_register_req,
180 .offset = offsetof(struct ipa_init_complete_ind,
196 .offset = offsetof(struct ipa_mem_bounds, start),
203 .offset = offsetof(struct ipa_mem_bounds, end),
217 .offset = offsetof(struct ipa_mem_array, start),
224 .offset = offsetof(struct ipa_mem_array, count),
238 .offset = offsetof(struct ipa_mem_range, start),
[all …]
/linux/drivers/gpu/drm/i915/display/
A Ddvo_ns2501.c195 u8 offset; member
301 [0] = { .offset = 0x0a, .value = 0x81, },
303 [1] = { .offset = 0x12, .value = 0x02, },
304 [2] = { .offset = 0x18, .value = 0x07, },
305 [3] = { .offset = 0x19, .value = 0x00, },
308 [5] = { .offset = 0x1e, .value = 0x02, },
309 [6] = { .offset = 0x1f, .value = 0x40, },
310 [7] = { .offset = 0x20, .value = 0x00, },
311 [8] = { .offset = 0x21, .value = 0x00, },
312 [9] = { .offset = 0x22, .value = 0x00, },
[all …]
/linux/drivers/hwtracing/coresight/
A Dcoresight-etm4x-cfg.c15 if (offset == cval) { \
53 if (((offset >= TRCEVENTCTL0R) && (offset <= TRCVIPCSSCTLR)) || in etm4_cfg_map_reg_offset()
54 ((offset >= TRCSEQRSTEVR) && (offset <= TRCEXTINSELR)) || in etm4_cfg_map_reg_offset()
55 ((offset >= TRCCIDCCTLR0) && (offset <= TRCVMIDCCTLR1))) { in etm4_cfg_map_reg_offset()
78 idx = (offset & GENMASK(3, 0)) / 4; in etm4_cfg_map_reg_offset()
83 } else if ((offset >= TRCSSCCRn(0)) && (offset <= TRCSSPCICRn(7))) { in etm4_cfg_map_reg_offset()
85 idx = (offset & GENMASK(4, 0)) / 4; in etm4_cfg_map_reg_offset()
92 } else if ((offset >= TRCCIDCVRn(0)) && (offset <= TRCVMIDCVRn(7))) { in etm4_cfg_map_reg_offset()
94 idx = (offset & GENMASK(5, 0)) / 8; in etm4_cfg_map_reg_offset()
153 u32 offset; in etm4_cfg_load_feature() local
[all …]
/linux/drivers/net/wireless/ath/ath6kl/
A Dbmi.c118 u32 offset; in ath6kl_bmi_read() local
143 offset = 0; in ath6kl_bmi_read()
174 u32 offset; in ath6kl_bmi_write() local
241 u32 offset; in ath6kl_bmi_execute() local
259 offset = 0; in ath6kl_bmi_execute()
288 u32 offset; in ath6kl_bmi_set_app_start() local
305 offset = 0; in ath6kl_bmi_set_app_start()
324 u32 offset; in ath6kl_bmi_reg_read() local
341 offset = 0; in ath6kl_bmi_reg_read()
367 u32 offset; in ath6kl_bmi_reg_write() local
[all …]
/linux/arch/riscv/kernel/
A Dmodule.c51 u32 imm19_12 = (offset & 0xff000); in apply_r_riscv_jal_rela()
98 if (offset != (s32)offset) { in apply_r_riscv_pcrel_hi20_rela()
183 offset = (void *)offset - (void *)location; in apply_r_riscv_got_hi20_rela()
200 s32 fill_v = offset; in apply_r_riscv_call_plt_rela()
203 if (offset != fill_v) { in apply_r_riscv_call_plt_rela()
207 offset = (void *)offset - (void *)location; in apply_r_riscv_call_plt_rela()
217 lo12 = (offset - hi20) & 0xfff; in apply_r_riscv_call_plt_rela()
227 s32 fill_v = offset; in apply_r_riscv_call_rela()
230 if (offset != fill_v) { in apply_r_riscv_call_rela()
385 offset = offset - hi20_loc; in apply_relocate_add()
[all …]
/linux/drivers/mtd/parsers/
A Dbcm47xxpart.c51 uint32_t offset[3]; member
58 part->offset = offset; in bcm47xxpart_add_part()
94 uint32_t offset; in bcm47xxpart_parse() local
121 for (offset = 0; offset <= master->size - blocksize; in bcm47xxpart_parse()
137 offset, err); in bcm47xxpart_parse()
190 offset); in bcm47xxpart_parse()
194 offset, 0); in bcm47xxpart_parse()
204 last_subpart = max3(trx->offset[0], trx->offset[1], in bcm47xxpart_parse()
220 offset, 0); in bcm47xxpart_parse()
231 offset, 0); in bcm47xxpart_parse()
[all …]

Completed in 62 milliseconds

12345678910>>...236