Home
last modified time | relevance | path

Searched refs:out_be32 (Results 1 – 25 of 142) sorted by relevance

123456

/linux/arch/powerpc/platforms/52xx/
A Dlite5200_pm.c135 out_be32(&xlb->config, sxlb.config); in lite5200_restore_regs()
157 out_be32(&bes->taskBar, sbes.taskBar); in lite5200_restore_regs()
172 out_be32(&bes->MDEDebug, sbes.MDEDebug); in lite5200_restore_regs()
173 out_be32(&bes->ADSDebug, sbes.ADSDebug); in lite5200_restore_regs()
174 out_be32(&bes->Value1, sbes.Value1); in lite5200_restore_regs()
175 out_be32(&bes->Value2, sbes.Value2); in lite5200_restore_regs()
176 out_be32(&bes->Control, sbes.Control); in lite5200_restore_regs()
177 out_be32(&bes->Status, sbes.Status); in lite5200_restore_regs()
185 out_be32(&bes->IntPend, sbes.IntPend); in lite5200_restore_regs()
186 out_be32(&bes->IntMask, sbes.IntMask); in lite5200_restore_regs()
[all …]
A Dmpc52xx_pci.c117 out_be32(hose->cfg_addr, in mpc52xx_pci_read_config()
157 out_be32(hose->cfg_addr, 0); in mpc52xx_pci_read_config()
174 out_be32(hose->cfg_addr, in mpc52xx_pci_write_config()
221 out_be32(hose->cfg_addr, 0); in mpc52xx_pci_write_config()
255 out_be32(&pci_regs->scr, tmp); in mpc52xx_pci_setup()
265 out_be32(&pci_regs->iw0btar, in mpc52xx_pci_setup()
279 out_be32(&pci_regs->iw1btar, in mpc52xx_pci_setup()
300 out_be32(&pci_regs->iw2btar, in mpc52xx_pci_setup()
315 out_be32(&pci_regs->tbatr1, MPC52xx_PCI_TBATR_ENABLE); in mpc52xx_pci_setup()
326 out_be32(&pci_regs->gscr, tmp | MPC52xx_PCI_GSCR_PR); in mpc52xx_pci_setup()
[all …]
A Dmpc52xx_pic.c147 out_be32(addr, in_be32(addr) | (1 << bitno)); in io_be_setbit()
152 out_be32(addr, in_be32(addr) & ~(1 << bitno)); in io_be_clrbit()
197 out_be32(&intr->ctrl, ctrl_reg); in mpc52xx_extirq_set_type()
281 out_be32(&sdma->IntPend, 1 << l2irq); in mpc52xx_sdma_ack()
426 out_be32(&sdma->IntMask, 0xffffffff); /* 1 means disabled */ in mpc52xx_init_irq()
435 out_be32(&intr->ctrl, intr_ctrl); in mpc52xx_init_irq()
438 out_be32(&intr->per_pri1, 0); in mpc52xx_init_irq()
439 out_be32(&intr->per_pri2, 0); in mpc52xx_init_irq()
440 out_be32(&intr->per_pri3, 0); in mpc52xx_init_irq()
441 out_be32(&intr->main_pri1, 0); in mpc52xx_init_irq()
[all …]
A Dmpc52xx_common.c73 out_be32(&xlb->master_pri_enable, 0xff); in mpc5200_setup_xlb_arbiter()
74 out_be32(&xlb->master_priority, 0x11111111); in mpc5200_setup_xlb_arbiter()
83 out_be32(&xlb->config, in_be32(&xlb->config) | MPC52xx_XLB_CFG_PLDIS); in mpc5200_setup_xlb_arbiter()
199 out_be32(&mpc52xx_cdm->clk_enables, val | mask); in mpc52xx_set_psc_clkdiv()
253 out_be32(&mpc52xx_wdt->mode, 0x00000000); in mpc52xx_restart()
254 out_be32(&mpc52xx_wdt->count, 0x000000ff); in mpc52xx_restart()
255 out_be32(&mpc52xx_wdt->mode, 0x00009004); in mpc52xx_restart()
313 out_be32(&simple_gpio->port_config, mux & (~gpio)); in mpc5200_psc_ac97_gpio_reset()
337 out_be32(&simple_gpio->port_config, mux); in mpc5200_psc_ac97_gpio_reset()
A Dmpc52xx_lpbfifo.c75 out_be32(lpbfifo.regs + LPBFIFO_REG_ENABLE, 0x01010000); in mpc52xx_lpbfifo_kick()
78 out_be32(lpbfifo.regs + LPBFIFO_REG_ENABLE, 0x00000001); in mpc52xx_lpbfifo_kick()
97 out_be32(reg, *data++); in mpc52xx_lpbfifo_kick()
101 out_be32(lpbfifo.regs + LPBFIFO_REG_ENABLE, 0x00000301); in mpc52xx_lpbfifo_kick()
111 out_be32(lpbfifo.regs + LPBFIFO_REG_FIFO_ALARM, 0x1e4); in mpc52xx_lpbfifo_kick()
115 out_be32(lpbfifo.regs + LPBFIFO_REG_FIFO_ALARM, 0x1ff); in mpc52xx_lpbfifo_kick()
158 out_be32(lpbfifo.regs + LPBFIFO_REG_ENABLE, bit_fields); in mpc52xx_lpbfifo_kick()
162 out_be32(lpbfifo.regs + LPBFIFO_REG_START_ADDRESS, in mpc52xx_lpbfifo_kick()
169 out_be32(lpbfifo.regs + LPBFIFO_REG_CONTROL, bit_fields); in mpc52xx_lpbfifo_kick()
257 out_be32(lpbfifo.regs + LPBFIFO_REG_ENABLE, 0x01010000); in mpc52xx_lpbfifo_irq()
[all …]
/linux/arch/powerpc/sysdev/
A Dfsl_rmu.c376 out_be32(&pw->pw_regs->pwsr, IPWSR_CLEAR); in msg_unit_error_handler()
447 out_be32(&pw->pw_regs->pwmr, ipwmr); in fsl_rio_port_write_handler()
529 out_be32(&pw->pw_regs->pwmr, rval); in fsl_rio_pw_enable()
548 out_be32(&pw->pw_regs->pwmr, in fsl_rio_port_write_init()
564 out_be32(&pw->pw_regs->epwqbar, 0); in fsl_rio_port_write_init()
572 out_be32(&pw->pw_regs->pwsr, in fsl_rio_port_write_init()
577 out_be32(&pw->pw_regs->pwmr, in fsl_rio_port_write_init()
773 out_be32(&rmu->msg_regs->osr, 0x000000b3); in fsl_open_outb_mbox()
791 out_be32(&rmu->msg_regs->omr, in fsl_open_outb_mbox()
829 out_be32(&rmu->msg_regs->omr, 0); in fsl_close_outb_mbox()
[all …]
A Dcpm2_pic.c88 out_be32(&cpm2_intctl->ic_simrh + word, ppc_cached_irq_mask[word]); in cpm2_mask_irq()
100 out_be32(&cpm2_intctl->ic_simrh + word, ppc_cached_irq_mask[word]); in cpm2_unmask_irq()
111 out_be32(&cpm2_intctl->ic_sipnrh + word, 1 << bit); in cpm2_ack()
123 out_be32(&cpm2_intctl->ic_simrh + word, ppc_cached_irq_mask[word]); in cpm2_end_irq()
182 out_be32(&cpm2_intctl->ic_siexr, vnew); in cpm2_set_irq_type()
242 out_be32(&cpm2_intctl->ic_simrh, 0x00000000); in cpm2_pic_init()
243 out_be32(&cpm2_intctl->ic_simrl, 0x00000000); in cpm2_pic_init()
248 out_be32(&cpm2_intctl->ic_sipnrh, 0xffffffff); in cpm2_pic_init()
249 out_be32(&cpm2_intctl->ic_sipnrl, 0xffffffff); in cpm2_pic_init()
260 out_be32(&cpm2_intctl->ic_scprrh, 0x05309770); in cpm2_pic_init()
[all …]
A Dfsl_rio.c109 out_be32((u32 *)(rio_regs_win + RIO_LTLEDCSR), in fsl_rio_mcheck_exception()
162 out_be32(priv->regs_win + offset, data); in fsl_local_config_write()
201 out_be32(&priv->maint_atmu_regs->rowtar, in fsl_rio_config_read()
266 out_be32(&priv->maint_atmu_regs->rowtar, in fsl_rio_config_write()
279 out_be32((u32 *) data, val); in fsl_rio_config_write()
295 out_be32(&priv->inb_atmu_regs[i].riwar, 0); in fsl_rio_inbound_mem_init()
375 out_be32((u32 *)(rio_regs_win + RIO_LTLEDCSR), 0); in fsl_rio_port_error_handler()
664 out_be32(priv->regs_win in fsl_rio_setup()
695 out_be32(priv->regs_win + RIO_GCCSR, in fsl_rio_setup()
713 out_be32(&priv->maint_atmu_regs->rowbar, in fsl_rio_setup()
[all …]
A Dfsl_pci.c238 out_be32(&pci->pow[i].powar, 0); in setup_pci_atmu()
242 out_be32(&pci->piw[i].piwar, 0); in setup_pci_atmu()
275 out_be32(&pci->pow[j].potear, 0); in setup_pci_atmu()
390 out_be32(&pci->piw[win_idx].piwbar, in setup_pci_atmu()
410 out_be32(&pci->piw[win_idx].piwar, in setup_pci_atmu()
423 out_be32(&pci->piw[win_idx].pitar, in setup_pci_atmu()
425 out_be32(&pci->piw[win_idx].piwbar, in setup_pci_atmu()
1152 out_be32(&pci->pex_pme_mes_dr, dr); in fsl_pci_pme_handle()
1197 out_be32(&pci->pex_pme_mes_ier, 0); in fsl_pci_pme_probe()
1222 out_be32(&pci->pex_pme_mes_dr, dr); in send_pme_turnoff_message()
[all …]
A Dfsl_lbc.c162 out_be32(&fsl_lbc_ctrl_dev->regs->mar, mar); in fsl_upm_run_pattern()
172 out_be32(io_base, 0x0); in fsl_upm_run_pattern()
192 out_be32(&lbc->lteatr, 0); in fsl_lbc_ctrl_init()
193 out_be32(&lbc->ltear, 0); in fsl_lbc_ctrl_init()
194 out_be32(&lbc->lteccr, LTECCR_CLEAR); in fsl_lbc_ctrl_init()
195 out_be32(&lbc->ltedr, LTEDR_ENABLE); in fsl_lbc_ctrl_init()
223 out_be32(&lbc->ltesr, LTESR_CLEAR); in fsl_lbc_ctrl_irq()
224 out_be32(&lbc->lteatr, 0); in fsl_lbc_ctrl_irq()
225 out_be32(&lbc->ltear, 0); in fsl_lbc_ctrl_irq()
336 out_be32(&fsl_lbc_ctrl_dev->regs->lteir, LTEIR_ENABLE); in fsl_lbc_ctrl_probe()
/linux/arch/powerpc/platforms/83xx/
A Dsuspend.c134 out_be32(&pmc_regs->config1, reg_cfg1); in mpc83xx_change_state()
153 out_be32(&pmc_regs->event, event); in pmc_irq_handler()
164 out_be32(&clock_regs->sccr, saved_regs.sccr); in mpc83xx_suspend_restore_regs()
186 out_be32(&pmc_regs->config1, in mpc83xx_suspend_enter()
205 out_be32(&pmc_regs->mask, PMCER_ALL); in mpc83xx_suspend_enter()
207 out_be32(&pmc_regs->config1, in mpc83xx_suspend_enter()
214 out_be32(&pmc_regs->config1, in mpc83xx_suspend_enter()
217 out_be32(&pmc_regs->mask, PMCER_PMCI); in mpc83xx_suspend_enter()
221 out_be32(&pmc_regs->mask, PMCER_PMCI); in mpc83xx_suspend_enter()
229 out_be32(&pmc_regs->config1, in mpc83xx_suspend_enter()
[all …]
/linux/arch/powerpc/platforms/8xx/
A Dm8xx_setup.c94 out_be32(&clk_r1->cark_sccrk, ~KAPWR_KEY); in mpc8xx_calibrate_decr()
95 out_be32(&clk_r1->cark_sccrk, KAPWR_KEY); in mpc8xx_calibrate_decr()
129 out_be32(&sys_tmr1->sitk_tbscrk, ~KAPWR_KEY); in mpc8xx_calibrate_decr()
130 out_be32(&sys_tmr1->sitk_rtcsck, ~KAPWR_KEY); in mpc8xx_calibrate_decr()
131 out_be32(&sys_tmr1->sitk_tbk, ~KAPWR_KEY); in mpc8xx_calibrate_decr()
132 out_be32(&sys_tmr1->sitk_tbscrk, KAPWR_KEY); in mpc8xx_calibrate_decr()
133 out_be32(&sys_tmr1->sitk_rtcsck, KAPWR_KEY); in mpc8xx_calibrate_decr()
134 out_be32(&sys_tmr1->sitk_tbk, KAPWR_KEY); in mpc8xx_calibrate_decr()
174 out_be32(&sys_tmr1->sitk_rtck, KAPWR_KEY); in mpc8xx_set_rtc_time()
175 out_be32(&sys_tmr2->sit_rtc, (u32)time); in mpc8xx_set_rtc_time()
[all …]
/linux/drivers/net/ethernet/freescale/
A Dfec_mpc52xx.c189 out_be32(&fec->r_cntrl, rcntrl); in mpc52xx_fec_adjust_link()
190 out_be32(&fec->x_cntrl, tcntrl); in mpc52xx_fec_adjust_link()
540 out_be32(&fec->mib_control, 0); in mpc52xx_fec_reset_stats()
558 out_be32(&fec->r_cntrl, rx_control); in mpc52xx_fec_set_multicast_list()
561 out_be32(&fec->r_cntrl, rx_control); in mpc52xx_fec_set_multicast_list()
579 out_be32(&fec->gaddr1, gaddr1); in mpc52xx_fec_set_multicast_list()
580 out_be32(&fec->gaddr2, gaddr2); in mpc52xx_fec_set_multicast_list()
676 out_be32(&fec->r_cntrl, rcntrl); in mpc52xx_fec_start()
677 out_be32(&fec->x_cntrl, tcntrl); in mpc52xx_fec_start()
680 out_be32(&fec->ievent, 0xffffffff); in mpc52xx_fec_start()
[all …]
/linux/drivers/edac/
A Dmpc85xx_edac.c225 out_be32(pdata->pci_vbase + MPC85XX_PCI_ERR_ADDR, ~0); in mpc85xx_pci_err_probe()
228 out_be32(pdata->pci_vbase + MPC85XX_PCI_ERR_EN, 0); in mpc85xx_pci_err_probe()
244 out_be32(pdata->pci_vbase + MPC85XX_PCI_ERR_DR, ~0); in mpc85xx_pci_err_probe()
282 out_be32(pdata->pci_vbase + MPC85XX_PCI_ERR_EN, ~0 in mpc85xx_pci_err_probe()
284 out_be32(pdata->pci_vbase + MPC85XX_PCI_ERR_ADDR, 0 in mpc85xx_pci_err_probe()
370 out_be32(pdata->l2_vbase + MPC85XX_L2_ERRINJHI, in mpc85xx_l2_inject_data_hi_store()
383 out_be32(pdata->l2_vbase + MPC85XX_L2_ERRINJLO, in mpc85xx_l2_inject_data_lo_store()
396 out_be32(pdata->l2_vbase + MPC85XX_L2_ERRINJCTL, in mpc85xx_l2_inject_ctrl_store()
537 out_be32(pdata->l2_vbase + MPC85XX_L2_ERRDET, ~0); in mpc85xx_l2_err_probe()
542 out_be32(pdata->l2_vbase + MPC85XX_L2_ERRDIS, 0); in mpc85xx_l2_err_probe()
[all …]
/linux/drivers/mtd/nand/raw/
A Dfsl_elbc_nand.c168 out_be32(&lbc->fpar, in set_addr()
178 out_be32(&lbc->fpar, in set_addr()
282 out_be32(&lbc->fir, in fsl_elbc_do_read()
292 out_be32(&lbc->fir, in fsl_elbc_do_read()
399 out_be32(&lbc->fir, in fsl_elbc_cmdfunc()
406 out_be32(&lbc->fcr, in fsl_elbc_cmdfunc()
411 out_be32(&lbc->fbcr, 0); in fsl_elbc_cmdfunc()
443 out_be32(&lbc->fir, in fsl_elbc_cmdfunc()
452 out_be32(&lbc->fir, in fsl_elbc_cmdfunc()
487 out_be32(&lbc->fbcr, in fsl_elbc_cmdfunc()
[all …]
/linux/arch/powerpc/platforms/512x/
A Dmpc512x_shared.c50 out_be32(&reset_module_base->rpr, 0x52535445); in mpc512x_restart()
52 out_be32(&reset_module_base->rcr, 0x2); in mpc512x_restart()
277 out_be32(&diu_reg->gamma, virt_to_phys(&diu_shared_fb.gamma)); in mpc512x_init_diu()
278 out_be32(&diu_reg->desc[1], 0); in mpc512x_init_diu()
279 out_be32(&diu_reg->desc[2], 0); in mpc512x_init_diu()
280 out_be32(&diu_reg->desc[0], virt_to_phys(&diu_shared_fb.ad0)); in mpc512x_init_diu()
449 out_be32(&FIFOC(psc)->txcmd, 0x80); in mpc512x_psc_fifo_init()
450 out_be32(&FIFOC(psc)->txcmd, 0x01); in mpc512x_psc_fifo_init()
451 out_be32(&FIFOC(psc)->rxcmd, 0x80); in mpc512x_psc_fifo_init()
452 out_be32(&FIFOC(psc)->rxcmd, 0x01); in mpc512x_psc_fifo_init()
[all …]
A Dmpc512x_lpbfifo.c84 out_be32(&lpbfifo.regs->enable, in mpc512x_lpbfifo_irq()
89 out_be32(&lpbfifo.regs->status, MPC512X_SCLPC_SUCCESS); in mpc512x_lpbfifo_irq()
269 out_be32(&lpbfifo.regs->enable, in mpc512x_lpbfifo_kick()
271 out_be32(&lpbfifo.regs->enable, 0x0); in mpc512x_lpbfifo_kick()
280 out_be32(&lpbfifo.regs->fifo_ctrl, MPC512X_SCLPC_FIFO_CTRL(0x7)); in mpc512x_lpbfifo_kick()
287 out_be32(&lpbfifo.regs->start_addr, lpbfifo.req->dev_phys_addr); in mpc512x_lpbfifo_kick()
299 out_be32(&lpbfifo.regs->ctrl, bits); in mpc512x_lpbfifo_kick()
308 out_be32(&lpbfifo.regs->enable, bits); in mpc512x_lpbfifo_kick()
312 out_be32(&lpbfifo.regs->pkt_size, bits); in mpc512x_lpbfifo_kick()
324 out_be32(&lpbfifo.regs->enable, in mpc512x_lpbfifo_kick()
[all …]
/linux/drivers/video/fbdev/
A Dplatinumfb.c282 out_be32(&platinum_regs->reg[i+32].r, init->regs[i]); in platinum_set_hardware()
288 out_be32(&platinum_regs->reg[18].r, init->pitch[cmode]); in platinum_set_hardware()
293 out_be32(&platinum_regs->reg[21].r, 0x100); in platinum_set_hardware()
294 out_be32(&platinum_regs->reg[22].r, 1); in platinum_set_hardware()
295 out_be32(&platinum_regs->reg[23].r, 1); in platinum_set_hardware()
296 out_be32(&platinum_regs->reg[26].r, 0xc00); in platinum_set_hardware()
297 out_be32(&platinum_regs->reg[27].r, 0x235); in platinum_set_hardware()
308 out_be32(&platinum_regs->reg[24].r, 0); /* turn display on */ in platinum_set_hardware()
419 out_be32(&platinum_regs->reg[23].r, 3); /* drive A low */ in read_platinum_sense()
422 out_be32(&platinum_regs->reg[23].r, 5); /* drive B low */ in read_platinum_sense()
[all …]
/linux/sound/soc/fsl/
A Dmpc5200_psc_ac97.c50 out_be32(&psc_dma->psc_regs->ac97_cmd, (1<<31) | ((reg & 0x7f) << 24)); in psc_ac97_read()
89 out_be32(&psc_dma->psc_regs->ac97_cmd, in psc_ac97_write()
102 out_be32(&regs->sicr, psc_dma->sicr | MPC52xx_PSC_SICR_AWR); in psc_ac97_warm_reset()
104 out_be32(&regs->sicr, psc_dma->sicr); in psc_ac97_warm_reset()
119 out_be32(&regs->sicr, psc_dma->sicr | MPC52xx_PSC_SICR_ACRB); in psc_ac97_cold_reset()
169 out_be32(&psc_dma->psc_regs->ac97_slots, 0x01000000); in psc_ac97_hw_digital_params()
171 out_be32(&psc_dma->psc_regs->ac97_slots, 0x03000000); in psc_ac97_hw_digital_params()
189 out_be32(&psc_dma->psc_regs->ac97_slots, psc_dma->slots); in psc_ac97_trigger()
198 out_be32(&psc_dma->psc_regs->ac97_slots, psc_dma->slots); in psc_ac97_trigger()
306 out_be32(&regs->sicr, psc_dma->sicr); in psc_ac97_of_probe()
[all …]
A Dfsl_dma.c262 out_be32(&dma_channel->sr, sr2); in fsl_dma_isr()
441 out_be32(&dma_channel->clndar, in fsl_dma_open()
443 out_be32(&dma_channel->eclndar, in fsl_dma_open()
447 out_be32(&dma_channel->bcr, 0); in fsl_dma_open()
479 out_be32(&dma_channel->mr, mr); in fsl_dma_open()
612 out_be32(&dma_channel->mr, mr); in fsl_dma_hw_params()
749 out_be32(&dma_channel->mr, 0); in fsl_dma_hw_free()
752 out_be32(&dma_channel->sr, -1); in fsl_dma_hw_free()
756 out_be32(&dma_channel->sar, 0); in fsl_dma_hw_free()
758 out_be32(&dma_channel->dar, 0); in fsl_dma_hw_free()
[all …]
/linux/drivers/char/xilinx_hwicap/
A Dfifo_icap.c97 out_be32(drvdata->base_address + XHI_WF_OFFSET, data); in fifo_icap_fifo_write()
121 out_be32(drvdata->base_address + XHI_SZ_OFFSET, data); in fifo_icap_set_read_size()
130 out_be32(drvdata->base_address + XHI_CR_OFFSET, XHI_CR_WRITE_MASK); in fifo_icap_start_config()
140 out_be32(drvdata->base_address + XHI_CR_OFFSET, XHI_CR_READ_MASK); in fifo_icap_start_readback()
366 out_be32(drvdata->base_address + XHI_CR_OFFSET, in fifo_icap_reset()
369 out_be32(drvdata->base_address + XHI_CR_OFFSET, in fifo_icap_reset()
387 out_be32(drvdata->base_address + XHI_CR_OFFSET, in fifo_icap_flush_fifo()
390 out_be32(drvdata->base_address + XHI_CR_OFFSET, in fifo_icap_flush_fifo()
/linux/drivers/spi/
A Dspi-mpc512x-psc.c118 out_be32(psc_addr(mps, sicr), sicr); in mpc512x_psc_spi_activate_cs()
128 out_be32(psc_addr(mps, ccr), ccr); in mpc512x_psc_spi_activate_cs()
358 out_be32(&fifo->tximr, 0); in mpc512x_psc_spi_unprep_xfer_hw()
422 out_be32(&fifo->tximr, 0); in mpc512x_psc_spi_port_config()
423 out_be32(&fifo->rximr, 0); in mpc512x_psc_spi_port_config()
442 out_be32(psc_addr(mps, ccr), ccr); in mpc512x_psc_spi_port_config()
449 out_be32(&fifo->rxalarm, 0xfff); in mpc512x_psc_spi_port_config()
450 out_be32(&fifo->txalarm, 0); in mpc512x_psc_spi_port_config()
453 out_be32(&fifo->rxcmd, in mpc512x_psc_spi_port_config()
455 out_be32(&fifo->txcmd, in mpc512x_psc_spi_port_config()
[all …]
A Dspi-fsl-cpm.c58 out_be32(&mspi->pram->rstate, 0); in fsl_spi_cpm_reinit_txrx()
61 out_be32(&mspi->pram->tstate, 0); in fsl_spi_cpm_reinit_txrx()
82 out_be32(&rx_bd->cbd_bufaddr, mspi->rx_dma); in fsl_spi_cpm_bufs_start()
84 out_be32(&rx_bd->cbd_bufaddr, mspi->rx_dma + xfer_ofs); in fsl_spi_cpm_bufs_start()
89 out_be32(&tx_bd->cbd_bufaddr, mspi->tx_dma); in fsl_spi_cpm_bufs_start()
359 out_be32(&mspi->pram->rstate, 0); in fsl_spi_cpm_init()
360 out_be32(&mspi->pram->rdp, 0); in fsl_spi_cpm_init()
363 out_be32(&mspi->pram->rxtmp, 0); in fsl_spi_cpm_init()
364 out_be32(&mspi->pram->tstate, 0); in fsl_spi_cpm_init()
365 out_be32(&mspi->pram->tdp, 0); in fsl_spi_cpm_init()
[all …]
/linux/arch/powerpc/platforms/cell/
A Dspider-pic.c74 out_be32(cfg, in_be32(cfg) | 0x30000000u); in spider_unmask_irq()
82 out_be32(cfg, in_be32(cfg) & ~0x30000000u); in spider_mask_irq()
100 out_be32(pic->regs + TIR_EDC, 0x100 | (src & 0xf)); in spider_ack_irq()
143 out_be32(cfg, old_mask | (ic << 24) | (0x7 << 16) | in spider_set_irq_type()
145 out_be32(cfg + 4, (0x2 << 16) | (hw & 0xff)); in spider_set_irq_type()
292 out_be32(cfg, in_be32(cfg) & ~0x30000000u); in spider_init_one()
296 out_be32(pic->regs + TIR_MSK, 0x0); in spider_init_one()
299 out_be32(pic->regs + TIR_PIEN, in_be32(pic->regs + TIR_PIEN) | 0x1); in spider_init_one()
312 out_be32(pic->regs + TIR_DEN, in_be32(pic->regs + TIR_DEN) | 0x1); in spider_init_one()
/linux/drivers/tty/serial/
A Dmpc52xx_uart.c176 out_be32(&PSC(port)->sicr, val); in mpc52xx_psc_set_sicr()
428 out_be32(&FIFO_512x(port)->tximr, 0); in mpc512x_psc_fifo_init()
433 out_be32(&FIFO_512x(port)->rximr, 0); in mpc512x_psc_fifo_init()
521 out_be32(&FIFO_512x(port)->tximr, 0); in mpc512x_psc_cw_disable_ints()
522 out_be32(&FIFO_512x(port)->rximr, 0); in mpc512x_psc_cw_disable_ints()
527 out_be32(&FIFO_512x(port)->tximr, in mpc512x_psc_cw_restore_ints()
772 out_be32(&FIFO_5125(port)->tximr, 0); in mpc5125_psc_fifo_init()
777 out_be32(&FIFO_5125(port)->rximr, 0); in mpc5125_psc_fifo_init()
862 out_be32(&FIFO_5125(port)->tximr, 0); in mpc5125_psc_cw_disable_ints()
863 out_be32(&FIFO_5125(port)->rximr, 0); in mpc5125_psc_cw_disable_ints()
[all …]

Completed in 673 milliseconds

123456