Home
last modified time | relevance | path

Searched refs:pad_mii_rx (Results 1 – 3 of 3) sorted by relevance

/linux/drivers/net/dsa/sja1105/
A Dsja1105_clocking.c423 struct sja1105_cfg_pad_mii pad_mii_rx = {0}; in sja1105_cfg_pad_rx_config() local
426 if (regs->pad_mii_rx[port] == SJA1105_RSV_ADDR) in sja1105_cfg_pad_rx_config()
430 pad_mii_rx.d32_ih = 0; /* RXD[3:2] input stage hysteresis: */ in sja1105_cfg_pad_rx_config()
432 pad_mii_rx.d32_ipud = 2; /* RXD[3:2] input weak pull-up/down */ in sja1105_cfg_pad_rx_config()
434 pad_mii_rx.d10_ih = 0; /* RXD[1:0] input stage hysteresis: */ in sja1105_cfg_pad_rx_config()
438 pad_mii_rx.ctrl_ih = 0; /* RX_DV/CRS_DV/RX_CTL and RX_ER */ in sja1105_cfg_pad_rx_config()
441 pad_mii_rx.ctrl_ipud = 3; /* RX_DV/CRS_DV/RX_CTL and RX_ER */ in sja1105_cfg_pad_rx_config()
444 pad_mii_rx.clk_os = 2; /* RX_CLK/RXC output stage: */ in sja1105_cfg_pad_rx_config()
446 pad_mii_rx.clk_ih = 0; /* RX_CLK/RXC input hysteresis: */ in sja1105_cfg_pad_rx_config()
448 pad_mii_rx.clk_ipud = 2; /* RX_CLK/RXC input pull-up/down: */ in sja1105_cfg_pad_rx_config()
[all …]
A Dsja1105_spi.c421 .pad_mii_rx = {0x100801, 0x100803, 0x100805, 0x100807, 0x100809},
457 .pad_mii_rx = {0x100801, 0x100803, 0x100805, 0x100807, 0x100809},
503 .pad_mii_rx = {SJA1105_RSV_ADDR, SJA1105_RSV_ADDR,
A Dsja1105.h80 u64 pad_mii_rx[SJA1105_MAX_NUM_PORTS]; member

Completed in 10 milliseconds