Home
last modified time | relevance | path

Searched refs:pipe_config (Results 1 – 25 of 55) sorted by relevance

123

/linux/drivers/gpu/drm/i915/display/
A Dg4x_hdmi.c105 pipe_config->infoframes.enable |= in intel_hdmi_get_config()
112 pipe_config->has_audio = true; in intel_hdmi_get_config()
125 if (pipe_config->pixel_multiplier) in intel_hdmi_get_config()
130 pipe_config->lane_count = 4; in intel_hdmi_get_config()
171 if (pipe_config->has_audio) in g4x_enable_hdmi()
177 if (pipe_config->has_audio) in g4x_enable_hdmi()
194 if (pipe_config->has_audio) in ibx_enable_hdmi()
213 if (pipe_config->pipe_bpp > 24 && in ibx_enable_hdmi()
229 if (pipe_config->has_audio) in ibx_enable_hdmi()
248 if (pipe_config->has_audio) in cpt_enable_hdmi()
[all …]
A Dg4x_dp.c94 pipe_config->dpll = divisor[i].dpll; in g4x_dp_set_clock()
95 pipe_config->clock_set = true; in g4x_dp_set_clock()
112 pipe_config->port_clock, in intel_dp_prepare()
113 pipe_config->lane_count); in intel_dp_prepare()
219 pipe_config->port_clock); in ilk_edp_pll_on()
383 pipe_config->lane_count = in intel_dp_get_config()
386 intel_dp_get_m_n(crtc, pipe_config); in intel_dp_get_config()
390 pipe_config->port_clock = 162000; in intel_dp_get_config()
392 pipe_config->port_clock = 270000; in intel_dp_get_config()
397 &pipe_config->dp_m_n); in intel_dp_get_config()
[all …]
A Dintel_dp_mst.c114 &pipe_config->hw.adjusted_mode; in intel_dp_mst_compute_config()
127 pipe_config->has_audio = in intel_dp_mst_compute_config()
158 pipe_config->limited_color_range = in intel_dp_mst_compute_config()
162 pipe_config->lane_lat_optim_mask = in intel_dp_mst_compute_config()
473 pipe_config, NULL); in intel_mst_pre_pll_enable_dp()
510 pipe_config, NULL); in intel_mst_pre_enable_dp()
514 pipe_config->pbn, in intel_mst_pre_enable_dp()
515 pipe_config->dp_m_n.tu); in intel_mst_pre_enable_dp()
555 &pipe_config->hw.adjusted_mode; in intel_mst_enable_dp()
584 if (pipe_config->has_audio) in intel_mst_enable_dp()
[all …]
A Dintel_display.c4299 pipe_config->port_clock / pipe_config->pixel_multiplier; in i9xx_get_pipe_config()
6720 pipe_config->pipe_bpp, pipe_config->dither); in intel_dump_pipe_config()
6746 pipe_config->lane_count, &pipe_config->dp_m_n); in intel_dump_pipe_config()
6755 pipe_config->has_audio, pipe_config->has_infoframe, in intel_dump_pipe_config()
6783 pipe_config->vrr.vmin, pipe_config->vrr.vmax, in intel_dump_pipe_config()
6800 pipe_config->pipe_src_w, pipe_config->pipe_src_h, in intel_dump_pipe_config()
6804 pipe_config->linetime, pipe_config->ips_linetime); in intel_dump_pipe_config()
6834 pipe_config->cgm_mode, pipe_config->gamma_mode, in intel_dump_pipe_config()
6839 pipe_config->csc_mode, pipe_config->gamma_mode, in intel_dump_pipe_config()
7188 pipe_config->dither = (pipe_config->pipe_bpp == 6*3) && in intel_modeset_pipe_config()
[all …]
A Dintel_drrs.c52 struct intel_crtc_state *pipe_config, in intel_drrs_compute_config() argument
59 if (pipe_config->vrr.enable) in intel_drrs_compute_config()
68 if (pipe_config->has_psr) in intel_drrs_compute_config()
75 pipe_config->has_drrs = true; in intel_drrs_compute_config()
78 if (pipe_config->splitter.enable) in intel_drrs_compute_config()
79 pixel_clock /= pipe_config->splitter.link_count; in intel_drrs_compute_config()
81 intel_link_compute_m_n(output_bpp, pipe_config->lane_count, pixel_clock, in intel_drrs_compute_config()
82 pipe_config->port_clock, &pipe_config->dp_m2_n2, in intel_drrs_compute_config()
83 constant_n, pipe_config->fec_enable); in intel_drrs_compute_config()
86 if (pipe_config->splitter.enable) in intel_drrs_compute_config()
[all …]
A Dintel_lvds.c123 struct intel_crtc_state *pipe_config) in intel_lvds_get_config() argument
141 pipe_config->hw.adjusted_mode.flags |= flags; in intel_lvds_get_config()
144 pipe_config->gmch_pfit.lvds_border_bits = in intel_lvds_get_config()
154 pipe_config->hw.adjusted_mode.crtc_clock = pipe_config->port_clock; in intel_lvds_get_config()
242 pipe_config->shared_dpll); in intel_pre_enable_lvds()
292 if (pipe_config->dither && pipe_config->pipe_bpp == 18) in intel_pre_enable_lvds()
410 struct intel_crtc_state *pipe_config, in intel_lvds_compute_config() argument
434 if (lvds_bpp != pipe_config->pipe_bpp && !pipe_config->bw_constrained) { in intel_lvds_compute_config()
437 pipe_config->pipe_bpp, lvds_bpp); in intel_lvds_compute_config()
438 pipe_config->pipe_bpp = lvds_bpp; in intel_lvds_compute_config()
[all …]
A Dintel_crt.c134 struct intel_crtc_state *pipe_config) in intel_crt_get_config() argument
140 pipe_config->hw.adjusted_mode.crtc_clock = pipe_config->port_clock; in intel_crt_get_config()
148 hsw_ddi_get_config(encoder, pipe_config); in hsw_crt_get_config()
389 &pipe_config->hw.adjusted_mode; in intel_crt_compute_config()
404 &pipe_config->hw.adjusted_mode; in pch_crt_compute_config()
409 pipe_config->has_pch_encoder = true; in pch_crt_compute_config()
421 &pipe_config->hw.adjusted_mode; in hsw_crt_compute_config()
431 pipe_config->has_pch_encoder = true; in hsw_crt_compute_config()
436 if (pipe_config->bw_constrained && pipe_config->pipe_bpp < 24) { in hsw_crt_compute_config()
442 pipe_config->pipe_bpp = 24; in hsw_crt_compute_config()
[all …]
A Dintel_ddi.c329 &pipe_config->dp_m_n); in ddi_dotclock_get()
330 else if (pipe_config->has_hdmi_sink && pipe_config->pipe_bpp > 24) in ddi_dotclock_get()
331 dotclock = pipe_config->port_clock * 24 / pipe_config->pipe_bpp; in ddi_dotclock_get()
3457 pipe_config->pipe_bpp = 18; in intel_ddi_read_func_ctl()
3460 pipe_config->pipe_bpp = 24; in intel_ddi_read_func_ctl()
3463 pipe_config->pipe_bpp = 30; in intel_ddi_read_func_ctl()
3496 pipe_config->lane_count = in intel_ddi_read_func_ctl()
3503 pipe_config->fec_enable = in intel_ddi_read_func_ctl()
3528 pipe_config->lane_count = in intel_ddi_read_func_ctl()
3570 pipe_config->has_audio = in intel_ddi_get_config()
[all …]
A Dintel_dp.c1362 pipe_config->pipe_bpp); in intel_dp_dsc_compute_config()
1416 pipe_config->bigjoiner) { in intel_dp_dsc_compute_config()
1431 pipe_config->pipe_bpp, in intel_dp_dsc_compute_config()
1439 pipe_config->pipe_bpp, in intel_dp_dsc_compute_config()
1520 pipe_config->lane_count, pipe_config->port_clock, in intel_dp_compute_link_config()
1521 pipe_config->pipe_bpp, in intel_dp_compute_link_config()
1532 pipe_config->lane_count, pipe_config->port_clock, in intel_dp_compute_link_config()
1533 pipe_config->pipe_bpp); in intel_dp_compute_link_config()
1813 pipe_config->pipe_bpp); in intel_dp_compute_config()
1839 &pipe_config->dp_m_n, in intel_dp_compute_config()
[all …]
A Dintel_dvo.c164 struct intel_crtc_state *pipe_config) in intel_dvo_get_config() argument
170 pipe_config->output_types |= BIT(INTEL_OUTPUT_DVO); in intel_dvo_get_config()
182 pipe_config->hw.adjusted_mode.flags |= flags; in intel_dvo_get_config()
184 pipe_config->hw.adjusted_mode.crtc_clock = pipe_config->port_clock; in intel_dvo_get_config()
204 const struct intel_crtc_state *pipe_config, in intel_enable_dvo() argument
213 &pipe_config->hw.mode, in intel_enable_dvo()
214 &pipe_config->hw.adjusted_mode); in intel_enable_dvo()
255 struct intel_crtc_state *pipe_config, in intel_dvo_compute_config() argument
281 pipe_config->output_format = INTEL_OUTPUT_FORMAT_RGB; in intel_dvo_compute_config()
288 const struct intel_crtc_state *pipe_config, in intel_dvo_pre_enable() argument
[all …]
A Dicl_dsi.c303 &pipe_config->hw.adjusted_mode; in configure_dual_link_mode()
1221 gen11_dsi_map_pll(encoder, pipe_config); in gen11_dsi_pre_enable()
1229 intel_dsc_enable(encoder, pipe_config); in gen11_dsi_pre_enable()
1493 &pipe_config->hw.adjusted_mode; in gen11_dsi_get_timings()
1495 if (pipe_config->dsc.compressed_bpp) { in gen11_dsi_get_timings()
1556 struct intel_crtc_state *pipe_config) in gen11_dsi_get_config() argument
1657 &pipe_config->hw.adjusted_mode; in gen11_dsi_compute_config()
1679 pipe_config->pipe_bpp = 24; in gen11_dsi_compute_config()
1681 pipe_config->pipe_bpp = 18; in gen11_dsi_compute_config()
1683 pipe_config->clock_set = true; in gen11_dsi_compute_config()
[all …]
A Dintel_fdi.c132 if (pipe_config->fdi_lanes > 4) { in ilk_check_fdi_lanes()
140 if (pipe_config->fdi_lanes > 2) { in ilk_check_fdi_lanes()
143 pipe_config->fdi_lanes); in ilk_check_fdi_lanes()
158 if (pipe_config->fdi_lanes <= 2) in ilk_check_fdi_lanes()
175 if (pipe_config->fdi_lanes > 2) { in ilk_check_fdi_lanes()
226 struct intel_crtc_state *pipe_config) in ilk_fdi_compute_config() argument
247 pipe_config->pipe_bpp); in ilk_fdi_compute_config()
249 pipe_config->fdi_lanes = lane; in ilk_fdi_compute_config()
259 pipe_config->pipe_bpp -= 2*3; in ilk_fdi_compute_config()
262 pipe_config->pipe_bpp); in ilk_fdi_compute_config()
[all …]
A Dvlv_dsi.c267 struct intel_crtc_state *pipe_config, in intel_dsi_compute_config() argument
295 pipe_config->pipe_bpp = 24; in intel_dsi_compute_config()
297 pipe_config->pipe_bpp = 18; in intel_dsi_compute_config()
301 pipe_config->mode_flags |= in intel_dsi_compute_config()
319 pipe_config->clock_set = true; in intel_dsi_compute_config()
826 intel_dsi_prepare(encoder, pipe_config); in intel_dsi_pre_enable()
857 intel_dsi_prepare(encoder, pipe_config); in intel_dsi_pre_enable()
1099 &pipe_config->hw.adjusted_mode; in bxt_dsi_get_pipe_config()
1130 pipe_config->mode_flags |= in bxt_dsi_get_pipe_config()
1258 struct intel_crtc_state *pipe_config) in intel_dsi_get_config() argument
[all …]
A Dintel_pipe_crc.c291 struct intel_crtc_state *pipe_config; in intel_crtc_crc_setup_workarounds() local
307 pipe_config = intel_atomic_get_crtc_state(state, crtc); in intel_crtc_crc_setup_workarounds()
308 if (IS_ERR(pipe_config)) { in intel_crtc_crc_setup_workarounds()
309 ret = PTR_ERR(pipe_config); in intel_crtc_crc_setup_workarounds()
313 pipe_config->uapi.mode_changed = pipe_config->has_psr; in intel_crtc_crc_setup_workarounds()
314 pipe_config->crc_enabled = enable; in intel_crtc_crc_setup_workarounds()
317 pipe_config->hw.active && crtc->pipe == PIPE_A && in intel_crtc_crc_setup_workarounds()
318 pipe_config->cpu_transcoder == TRANSCODER_EDP) in intel_crtc_crc_setup_workarounds()
319 pipe_config->uapi.mode_changed = true; in intel_crtc_crc_setup_workarounds()
A Dintel_sdvo.c1281 pipe_config->clock_set = true; in i9xx_adjust_sdvo_tv_clock()
1316 pipe_config->pipe_bpp = 8*3; in intel_sdvo_compute_config()
1336 pipe_config->sdvo_tv_clock = true; in intel_sdvo_compute_config()
1362 pipe_config->pixel_multiplier = in intel_sdvo_compute_config()
1367 if (pipe_config->has_hdmi_sink) { in intel_sdvo_compute_config()
1371 pipe_config->has_audio = in intel_sdvo_compute_config()
1375 pipe_config->limited_color_range = in intel_sdvo_compute_config()
1680 pipe_config->pixel_multiplier = in intel_sdvo_get_config()
1687 if (pipe_config->pixel_multiplier) in intel_sdvo_get_config()
1724 pipe_config->has_audio = true; in intel_sdvo_get_config()
[all …]
A Dintel_hdmi.c251 const struct intel_crtc_state *pipe_config) in g4x_infoframes_enabled() argument
2195 if (pipe_config->has_hdmi_sink) in intel_hdmi_compute_config()
2196 pipe_config->has_infoframe = true; in intel_hdmi_compute_config()
2199 pipe_config->pixel_multiplier = 2; in intel_hdmi_compute_config()
2202 pipe_config->has_pch_encoder = true; in intel_hdmi_compute_config()
2204 pipe_config->has_audio = in intel_hdmi_compute_config()
2217 pipe_config->limited_color_range = in intel_hdmi_compute_config()
2224 pipe_config->lane_count = 4; in intel_hdmi_compute_config()
2228 pipe_config->hdmi_scrambling = true; in intel_hdmi_compute_config()
2230 if (pipe_config->port_clock > 340000) { in intel_hdmi_compute_config()
[all …]
A Dintel_tv.c920 const struct intel_crtc_state *pipe_config, in intel_enable_tv() argument
1085 struct intel_crtc_state *pipe_config) in intel_tv_get_config() argument
1089 &pipe_config->hw.adjusted_mode; in intel_tv_get_config()
1119 tv_mode.clock = pipe_config->port_clock; in intel_tv_get_config()
1162 pipe_config->mode_flags |= in intel_tv_get_config()
1184 struct intel_crtc_state *pipe_config, in intel_tv_compute_config() argument
1192 &pipe_config->hw.adjusted_mode; in intel_tv_compute_config()
1205 pipe_config->pipe_bpp = 8*3; in intel_tv_compute_config()
1207 pipe_config->port_clock = tv_mode->clock; in intel_tv_compute_config()
1332 pipe_config->mode_flags |= in intel_tv_compute_config()
[all …]
A Dintel_lspcon.h35 const struct intel_crtc_state *pipe_config);
37 const struct intel_crtc_state *pipe_config);
A Dintel_fdi.h16 const struct intel_crtc_state *pipe_config);
18 struct intel_crtc_state *pipe_config);
A Dintel_dp.h35 struct intel_crtc_state *pipe_config,
58 struct intel_crtc_state *pipe_config,
A Dintel_lspcon.c601 const struct intel_crtc_state *pipe_config) in lspcon_infoframes_enabled() argument
620 HSW_TVIDEO_DIP_CTL(pipe_config->cpu_transcoder)); in lspcon_infoframes_enabled()
666 const struct intel_crtc_state *pipe_config) in intel_lspcon_infoframes_enabled() argument
670 return dig_port->infoframes_enabled(encoder, pipe_config); in intel_lspcon_infoframes_enabled()
A Dintel_vdsc.c446 struct intel_crtc_state *pipe_config) in intel_dsc_compute_params() argument
449 struct drm_dsc_config *vdsc_cfg = &pipe_config->dsc.config; in intel_dsc_compute_params()
450 u16 compressed_bpp = pipe_config->dsc.compressed_bpp; in intel_dsc_compute_params()
455 vdsc_cfg->pic_width = pipe_config->hw.adjusted_mode.crtc_hdisplay; in intel_dsc_compute_params()
456 vdsc_cfg->pic_height = pipe_config->hw.adjusted_mode.crtc_vdisplay; in intel_dsc_compute_params()
458 pipe_config->dsc.slice_count); in intel_dsc_compute_params()
467 vdsc_cfg->bits_per_component = pipe_config->pipe_bpp / 3; in intel_dsc_compute_params()
A Dg4x_dp.h23 struct intel_crtc_state *pipe_config);
A Dintel_vdsc.h22 struct intel_crtc_state *pipe_config);
/linux/drivers/usb/renesas_usbhs/
A Dpipe.c477 struct renesas_usbhs_driver_pipe_config *pipe_config = in usbhsp_setup_pipebuff() local
489 buff_size = pipe_config->bufsize; in usbhsp_setup_pipebuff()
490 bufnmb = pipe_config->bufnum; in usbhsp_setup_pipebuff()
507 struct renesas_usbhs_driver_pipe_config *pipe_config = in usbhs_pipe_config_update() local
509 u16 dblb = pipe_config->double_buf ? DBLB : 0; in usbhs_pipe_config_update()

Completed in 122 milliseconds

123