/linux/drivers/gpu/drm/amd/display/dc/dce60/ |
A D | dce60_hw_sequencer.c | 55 struct pipe_ctx *pipe_ctx = NULL; in dce60_should_enable_fbc() local 73 pipe_ctx = &res_ctx->pipe_ctx[i]; in dce60_should_enable_fbc() 75 if (!pipe_ctx) in dce60_should_enable_fbc() 124 struct pipe_ctx *pipe_ctx = &context->res_ctx.pipe_ctx[pipe_idx]; in dce60_enable_fbc() local 143 static void dce60_set_default_colors(struct pipe_ctx *pipe_ctx) in dce60_set_default_colors() argument 182 struct pipe_ctx *pipe_ctx) in dce60_program_surface_visibility() argument 233 const struct pipe_ctx *pipe_ctx) in dce60_program_scaler() argument 271 struct dc *dc, struct pipe_ctx *pipe_ctx) in dce60_program_front_end_for_pipe() argument 338 hws->funcs.set_input_transfer_func(dc, pipe_ctx, pipe_ctx->plane_state); in dce60_program_front_end_for_pipe() 341 hws->funcs.set_output_transfer_func(dc, pipe_ctx, pipe_ctx->stream); in dce60_program_front_end_for_pipe() [all …]
|
/linux/drivers/gpu/drm/amd/display/dc/dcn10/ |
A D | dcn10_hw_sequencer.h | 39 struct pipe_ctx *pipe_ctx, 44 struct pipe_ctx *pipe_ctx, 60 struct pipe_ctx *pipe_ctx, 62 void dcn10_unblank_stream(struct pipe_ctx *pipe_ctx, 65 struct pipe_ctx *pipe_ctx, 102 struct pipe_ctx *pipe_ctx, 142 void dcn10_set_drr(struct pipe_ctx **pipe_ctx, 144 void dcn10_get_position(struct pipe_ctx **pipe_ctx, 161 struct pipe_ctx *pipe_ctx); 178 struct pipe_ctx *pipe_ctx, [all …]
|
A D | dcn10_hw_sequencer.c | 97 struct pipe_ctx *pipe_ctx; in dcn10_lock_all_pipes() local 873 struct pipe_ctx *pipe_ctx, in dcn10_enable_stream_timing() argument 967 struct pipe_ctx *pipe_ctx, in dcn10_reset_back_end_for_pipe() argument 1045 struct pipe_ctx *pipe_ctx = in dcn10_hw_wa_force_recovery() local 1070 struct pipe_ctx *pipe_ctx = in dcn10_hw_wa_force_recovery() local 1083 struct pipe_ctx *pipe_ctx = in dcn10_hw_wa_force_recovery() local 1093 struct pipe_ctx *pipe_ctx = in dcn10_hw_wa_force_recovery() local 1105 struct pipe_ctx *pipe_ctx = in dcn10_hw_wa_force_recovery() local 2360 struct pipe_ctx *pipe_ctx, in dcn10_enable_plane() argument 2452 struct pipe_ctx *pipe_ctx, in dcn10_program_output_csc() argument [all …]
|
/linux/drivers/gpu/drm/amd/display/dc/inc/ |
A D | hw_sequencer.h | 77 struct pipe_ctx *pipe_ctx); 82 struct pipe_ctx *pipe_ctx); 106 struct pipe_ctx *pipe_ctx, 118 struct pipe_ctx *pipe_ctx, 146 struct pipe_ctx *pipe_ctx, 232 struct pipe_ctx *pipe_ctx, 243 struct pipe_ctx *pipe_ctx, 261 const struct pipe_ctx *pipe_ctx, 265 struct pipe_ctx *pipe_ctx, 268 struct pipe_ctx *pipe_ctx, [all …]
|
A D | hw_sequencer_private.h | 80 struct pipe_ctx *pipe_ctx); 82 struct pipe_ctx *pipe_ctx); 85 struct pipe_ctx *pipe_ctx, 88 struct pipe_ctx *pipe_ctx, 98 struct pipe_ctx *pipe_ctx, 101 struct pipe_ctx *pipe_ctx, 107 struct pipe_ctx *pipe_ctx); 128 struct pipe_ctx *pipe_ctx); 136 struct pipe_ctx *pipe_ctx, 140 bool (*set_blend_lut)(struct pipe_ctx *pipe_ctx, [all …]
|
A D | dc_link_dp.h | 86 struct pipe_ctx *pipe_ctx, 173 bool dp_set_dsc_enable(struct pipe_ctx *pipe_ctx, bool enable); 174 bool dp_set_dsc_pps_sdp(struct pipe_ctx *pipe_ctx, bool enable, bool immediate_update); 175 void dp_set_dsc_on_stream(struct pipe_ctx *pipe_ctx, bool enable); 176 bool dp_update_dsc_config(struct pipe_ctx *pipe_ctx); 177 bool dp_set_dsc_on_rx(struct pipe_ctx *pipe_ctx, bool enable); 215 void setup_dp_hpo_stream(struct pipe_ctx *pipe_ctx, bool enable); 216 bool is_dp_128b_132b_signal(struct pipe_ctx *pipe_ctx);
|
A D | resource.h | 106 bool resource_build_scaling_params(struct pipe_ctx *pipe_ctx); 112 void resource_build_info_frame(struct pipe_ctx *pipe_ctx); 139 struct pipe_ctx *pipe_ctx); 145 struct pipe_ctx *resource_get_head_pipe_for_stream( 156 struct pipe_ctx *find_idle_secondary_pipe( 159 const struct pipe_ctx *primary_pipe); 183 struct pipe_ctx *pipe_ctx_old, 184 struct pipe_ctx *pipe_ctx); 200 int get_num_mpc_splits(struct pipe_ctx *pipe); 202 int get_num_odm_splits(struct pipe_ctx *pipe);
|
/linux/drivers/gpu/drm/amd/display/dc/dce110/ |
A D | dce110_hw_sequencer.c | 1460 struct pipe_ctx *pipe_ctx, argument 1515 struct pipe_ctx *pipe_ctx, argument 1906 struct pipe_ctx *pipe_ctx = &context->res_ctx.pipe_ctx[i]; local 2143 struct pipe_ctx *pipe_ctx = &context->res_ctx.pipe_ctx[i]; local 2228 struct pipe_ctx *pipe_ctx = &context->res_ctx.pipe_ctx[i]; local 2325 struct pipe_ctx *pipe_ctx = &context->res_ctx.pipe_ctx[i]; local 2350 struct pipe_ctx *pipe_ctx = &context->res_ctx.pipe_ctx[i]; local 2428 struct pipe_ctx *pipe_ctx) argument 2474 struct pipe_ctx *pipe_ctx) argument 2920 struct pipe_ctx *pipe_ctx) argument [all …]
|
A D | dce110_hw_sequencer.h | 43 void dce110_enable_stream(struct pipe_ctx *pipe_ctx); 45 void dce110_disable_stream(struct pipe_ctx *pipe_ctx); 47 void dce110_unblank_stream(struct pipe_ctx *pipe_ctx, 50 void dce110_blank_stream(struct pipe_ctx *pipe_ctx); 52 void dce110_enable_audio_stream(struct pipe_ctx *pipe_ctx); 53 void dce110_disable_audio_stream(struct pipe_ctx *pipe_ctx); 55 void dce110_update_info_frame(struct pipe_ctx *pipe_ctx); 57 void dce110_set_avmute(struct pipe_ctx *pipe_ctx, bool enable); 88 bool dce110_set_backlight_level(struct pipe_ctx *pipe_ctx, 91 void dce110_set_abm_immediate_disable(struct pipe_ctx *pipe_ctx); [all …]
|
/linux/drivers/gpu/drm/amd/display/dc/dcn20/ |
A D | dcn20_hwseq.c | 99 struct pipe_ctx *pipe_ctx, in dcn20_setup_gsl_group_as_lock() argument 179 struct pipe_ctx *pipe_ctx, in dcn20_set_flip_control_gsl() argument 266 struct pipe_ctx *pipe_ctx, in dcn20_program_triple_buffer() argument 642 struct pipe_ctx *pipe_ctx, in dcn20_enable_stream_timing() argument 769 struct pipe_ctx *pipe_ctx, in dcn20_program_output_csc() argument 887 struct pipe_ctx *pipe_ctx, in dcn20_set_input_transfer_func() argument 993 struct pipe_ctx *pipe_ctx, in dcn20_blank_pixel_data() argument 1063 struct pipe_ctx *pipe_ctx) in dcn20_power_on_plane() argument 1085 struct pipe_ctx *pipe_ctx, in dcn20_enable_plane() argument 1404 struct pipe_ctx *pipe_ctx, in dcn20_update_dchubp_dpp() argument [all …]
|
A D | dcn20_hwseq.h | 48 struct pipe_ctx *pipe_ctx, 52 void dcn20_enable_stream(struct pipe_ctx *pipe_ctx); 53 void dcn20_unblank_stream(struct pipe_ctx *pipe_ctx, 58 struct pipe_ctx *pipe_ctx, 77 struct pipe_ctx *pipe_ctx, 102 struct pipe_ctx *pipe_ctx, 112 bool dcn20_dmdata_status_done(struct pipe_ctx *pipe_ctx); 113 void dcn20_program_dmdata_engine(struct pipe_ctx *pipe_ctx); 121 struct pipe_ctx *pipe_ctx, 142 struct pipe_ctx *pipe_ctx, [all …]
|
/linux/drivers/gpu/drm/amd/display/dc/core/ |
A D | dc_resource.c | 602 struct pipe_ctx *pipe_ctx) in resource_find_used_clk_src_for_sharing() argument 730 struct pipe_ctx *split_pipe = pipe_ctx->top_pipe; in calculate_split_count_and_index() 1490 struct pipe_ctx *pipe_ctx = &context->res_ctx.pipe_ctx[i]; in dc_remove_plane_from_context() local 1510 memset(pipe_ctx, 0, sizeof(*pipe_ctx)); in dc_remove_plane_from_context() 1752 struct pipe_ctx *pipe_ctx = &res_ctx->pipe_ctx[i]; in acquire_first_free_pipe() local 2040 struct pipe_ctx *pipe_ctx = &res_ctx->pipe_ctx[tg_inst]; in acquire_resource_from_hw_enabled_state() local 2101 struct pipe_ctx *pipe_ctx = NULL; in resource_map_pool_resources() local 2130 pipe_ctx = &context->res_ctx.pipe_ctx[pipe_idx]; in resource_map_pool_resources() 2270 struct pipe_ctx *pipe_ctx = &new_ctx->res_ctx.pipe_ctx[j]; in dc_validate_global_state() local 2344 struct pipe_ctx *pipe_ctx) in set_avi_info_frame() argument [all …]
|
A D | dc_link.c | 1866 struct pipe_ctx *pipe_ctx) in enable_link_dp() argument 1983 struct pipe_ctx *pipe_ctx) in enable_link_edp() argument 1994 struct pipe_ctx *pipe_ctx) in enable_link_dp_mst() argument 2115 static bool i2c_write(struct pipe_ctx *pipe_ctx, in i2c_write() argument 2142 struct pipe_ctx *pipe_ctx, in write_i2c_retimer_setting() argument 2304 struct pipe_ctx *pipe_ctx, in write_i2c_default_retimer_setting() argument 2427 struct pipe_ctx *pipe_ctx, in write_i2c_redriver_setting() argument 2585 struct pipe_ctx *pipe_ctx) in enable_link() argument 2857 struct pipe_ctx pipe_ctx = dc->current_state->res_ctx.pipe_ctx[i]; in get_abm_from_stream_res() local 2901 struct pipe_ctx *pipe_ctx = NULL; in get_pipe_from_link() local [all …]
|
A D | dc_link_hwss.c | 82 struct pipe_ctx *pipes = in dp_enable_link_phy() 433 struct pipe_ctx *pipes = in dp_retrain_link_dp_test() 520 bool dp_set_dsc_on_rx(struct pipe_ctx *pipe_ctx, bool enable) in dp_set_dsc_on_rx() argument 536 void dp_set_dsc_on_stream(struct pipe_ctx *pipe_ctx, bool enable) argument 541 struct pipe_ctx *odm_pipe; 595 pipe_ctx->stream_res.tg->funcs->set_dsc_config(pipe_ctx->stream_res.tg, 627 pipe_ctx->stream_res.dsc->funcs->dsc_disable(pipe_ctx->stream_res.dsc); 633 bool dp_set_dsc_enable(struct pipe_ctx *pipe_ctx, bool enable) argument 729 bool dp_update_dsc_config(struct pipe_ctx *pipe_ctx) argument 843 void setup_dp_hpo_stream(struct pipe_ctx *pipe_ctx, bool enable) argument [all …]
|
A D | dc_stream.c | 268 struct pipe_ctx *pipe_ctx = &res_ctx->pipe_ctx[i]; in program_cursor_attributes() local 274 pipe_to_program = pipe_ctx; in program_cursor_attributes() 368 struct pipe_ctx *pipe_ctx = &res_ctx->pipe_ctx[i]; in program_cursor_position() local 371 (!pipe_ctx->plane_res.mi && !pipe_ctx->plane_res.hubp) || in program_cursor_position() 372 !pipe_ctx->plane_state || in program_cursor_position() 373 (!pipe_ctx->plane_res.xfm && !pipe_ctx->plane_res.dpp) || in program_cursor_position() 374 (!pipe_ctx->plane_res.ipp && !pipe_ctx->plane_res.dpp)) in program_cursor_position() 378 pipe_to_program = pipe_ctx; in program_cursor_position() 595 struct pipe_ctx *pipe_ctx = &res_ctx->pipe_ctx[i]; in dc_stream_send_dp_sdp() local 668 struct pipe_ctx *pipe_ctx = NULL; in dc_stream_set_dynamic_metadata() local [all …]
|
A D | dc.c | 690 struct pipe_ctx *pipe_ctx; in dc_stream_set_dyn_expansion() local 1060 struct pipe_ctx *pipe_ctx = &context->res_ctx.pipe_ctx[i]; in apply_ctx_interdependent_lock() local 1605 struct pipe_ctx *pipe_ctx, in should_update_pipe_for_stream() argument 1613 struct pipe_ctx *pipe_ctx, in should_update_pipe_for_plane() argument 2697 struct pipe_ctx *pipe_ctx = &context->res_ctx.pipe_ctx[j]; in commit_planes_do_stream_update() local 2851 struct pipe_ctx *pipe_ctx = &context->res_ctx.pipe_ctx[j]; in commit_planes_for_stream() local 2926 struct pipe_ctx *pipe_ctx = &context->res_ctx.pipe_ctx[j]; in commit_planes_for_stream() local 2948 struct pipe_ctx *pipe_ctx = &context->res_ctx.pipe_ctx[j]; in commit_planes_for_stream() local 3081 struct pipe_ctx *pipe_ctx = &context->res_ctx.pipe_ctx[j]; in commit_planes_for_stream() local 3156 struct pipe_ctx *pipe_ctx = in dc_commit_updates_for_stream() local [all …]
|
A D | dc_hw_sequencer.c | 296 struct pipe_ctx *pipe_ctx, in get_mpctree_visual_confirm_color() argument 308 struct pipe_ctx *top_pipe = pipe_ctx; in get_mpctree_visual_confirm_color() 317 const struct pipe_ctx *pipe_ctx, in get_surface_visual_confirm_color() argument 322 switch (pipe_ctx->plane_res.scl_data.format) { in get_surface_visual_confirm_color() 326 if (pipe_ctx->plane_state->layer_index > 0) { in get_surface_visual_confirm_color() 336 if (pipe_ctx->plane_state->layer_index > 0) { in get_surface_visual_confirm_color() 355 if (pipe_ctx->plane_state->layer_index > 0) { in get_surface_visual_confirm_color() 367 struct pipe_ctx *pipe_ctx, in get_hdr_visual_confirm_color() argument 373 struct pipe_ctx *top_pipe_ctx = pipe_ctx; in get_hdr_visual_confirm_color() 408 struct pipe_ctx *pipe_ctx, in get_surface_tile_visual_confirm_color() argument [all …]
|
/linux/drivers/gpu/drm/amd/display/dc/basics/ |
A D | dc_common.c | 52 bool is_lower_pipe_tree_visible(struct pipe_ctx *pipe_ctx) in is_lower_pipe_tree_visible() argument 54 if (pipe_ctx->plane_state && pipe_ctx->plane_state->visible) in is_lower_pipe_tree_visible() 56 if (pipe_ctx->bottom_pipe && is_lower_pipe_tree_visible(pipe_ctx->bottom_pipe)) in is_lower_pipe_tree_visible() 61 bool is_upper_pipe_tree_visible(struct pipe_ctx *pipe_ctx) in is_upper_pipe_tree_visible() argument 63 if (pipe_ctx->plane_state && pipe_ctx->plane_state->visible) in is_upper_pipe_tree_visible() 65 if (pipe_ctx->top_pipe && is_upper_pipe_tree_visible(pipe_ctx->top_pipe)) in is_upper_pipe_tree_visible() 70 bool is_pipe_tree_visible(struct pipe_ctx *pipe_ctx) in is_pipe_tree_visible() argument 72 if (pipe_ctx->plane_state && pipe_ctx->plane_state->visible) in is_pipe_tree_visible() 74 if (pipe_ctx->top_pipe && is_upper_pipe_tree_visible(pipe_ctx->top_pipe)) in is_pipe_tree_visible() 76 if (pipe_ctx->bottom_pipe && is_lower_pipe_tree_visible(pipe_ctx->bottom_pipe)) in is_pipe_tree_visible()
|
/linux/drivers/gpu/drm/amd/display/dc/dcn201/ |
A D | dcn201_hwseq.c | 57 struct pipe_ctx *pipe_ctx, PHYSICAL_ADDRESS_LOC *addr) in patch_address_for_sbs_tb_stereo() argument 61 pipe_ctx->top_pipe->plane_state == pipe_ctx->plane_state; in patch_address_for_sbs_tb_stereo() 131 void dcn201_update_plane_addr(const struct dc *dc, struct pipe_ctx *pipe_ctx) in dcn201_update_plane_addr() argument 316 struct pipe_ctx *pipe_ctx = &context->res_ctx.pipe_ctx[i]; in dcn201_init_hw() local 351 struct pipe_ctx *pipe_ctx = &context->res_ctx.pipe_ctx[i]; in dcn201_init_hw() local 389 void dcn201_plane_atomic_disconnect(struct dc *dc, struct pipe_ctx *pipe_ctx) in dcn201_plane_atomic_disconnect() argument 435 void dcn201_update_mpcc(struct dc *dc, struct pipe_ctx *pipe_ctx) in dcn201_update_mpcc() argument 540 struct pipe_ctx *pipe, in dcn201_pipe_control_lock() 571 void dcn201_set_cursor_attribute(struct pipe_ctx *pipe_ctx) in dcn201_set_cursor_attribute() argument 583 void dcn201_set_dmdata_attributes(struct pipe_ctx *pipe_ctx) in dcn201_set_dmdata_attributes() argument [all …]
|
A D | dcn201_hwseq.h | 31 void dcn201_set_dmdata_attributes(struct pipe_ctx *pipe_ctx); 33 void dcn201_unblank_stream(struct pipe_ctx *pipe_ctx, 35 void dcn201_update_plane_addr(const struct dc *dc, struct pipe_ctx *pipe_ctx); 36 void dcn201_plane_atomic_disconnect(struct dc *dc, struct pipe_ctx *pipe_ctx); 37 void dcn201_update_mpcc(struct dc *dc, struct pipe_ctx *pipe_ctx); 38 void dcn201_set_cursor_attribute(struct pipe_ctx *pipe_ctx); 41 struct pipe_ctx *pipe,
|
/linux/drivers/gpu/drm/amd/display/dc/dcn21/ |
A D | dcn21_hwseq.c | 129 void dcn21_PLAT_58856_wa(struct dc_state *context, struct pipe_ctx *pipe_ctx) in dcn21_PLAT_58856_wa() argument 131 if (!pipe_ctx->stream->dpms_off) in dcn21_PLAT_58856_wa() 134 pipe_ctx->stream->dpms_off = false; in dcn21_PLAT_58856_wa() 136 core_link_disable_stream(pipe_ctx); in dcn21_PLAT_58856_wa() 137 pipe_ctx->stream->dpms_off = true; in dcn21_PLAT_58856_wa() 162 void dcn21_set_abm_immediate_disable(struct pipe_ctx *pipe_ctx) in dcn21_set_abm_immediate_disable() argument 182 void dcn21_set_pipe(struct pipe_ctx *pipe_ctx) in dcn21_set_pipe() argument 190 dce110_set_pipe(pipe_ctx); in dcn21_set_pipe() 198 bool dcn21_set_backlight_level(struct pipe_ctx *pipe_ctx, in dcn21_set_backlight_level() argument 238 struct pipe_ctx *pipe_ctx = &context->res_ctx.pipe_ctx[i]; in dcn21_is_abm_supported() local [all …]
|
/linux/drivers/gpu/drm/amd/display/dc/dcn31/ |
A D | dcn31_hwseq.c | 397 void dcn31_update_info_frame(struct pipe_ctx *pipe_ctx) in dcn31_update_info_frame() argument 402 ASSERT(pipe_ctx->stream); in dcn31_update_info_frame() 516 struct pipe_ctx *pipe_ctx, in dcn31_reset_back_end_for_pipe() argument 523 pipe_ctx->stream = NULL; in dcn31_reset_back_end_for_pipe() 533 pipe_ctx->stream_res.tg->funcs->disable_crtc(pipe_ctx->stream_res.tg); in dcn31_reset_back_end_for_pipe() 538 pipe_ctx->stream_res.tg, &pipe_ctx->stream->timing); in dcn31_reset_back_end_for_pipe() 560 pipe_ctx->stream_res.audio->funcs->az_disable(pipe_ctx->stream_res.audio); in dcn31_reset_back_end_for_pipe() 575 pipe_ctx->stream = NULL; in dcn31_reset_back_end_for_pipe() 577 pipe_ctx->pipe_idx, pipe_ctx->stream_res.tg->inst); in dcn31_reset_back_end_for_pipe() 591 struct pipe_ctx *pipe_ctx = &context->res_ctx.pipe_ctx[i]; in dcn31_reset_hw_ctx_wrap() local [all …]
|
/linux/drivers/gpu/drm/amd/display/dc/dcn30/ |
A D | dcn30_hwseq.h | 55 bool dcn30_set_blend_lut(struct pipe_ctx *pipe_ctx, 59 struct pipe_ctx *pipe_ctx, 62 struct pipe_ctx *pipe_ctx, 64 void dcn30_set_avmute(struct pipe_ctx *pipe_ctx, bool enable); 65 void dcn30_update_info_frame(struct pipe_ctx *pipe_ctx); 66 void dcn30_program_dmdata_engine(struct pipe_ctx *pipe_ctx); 76 struct pipe_ctx *pipe_ctx,
|
A D | dcn30_hwseq.c | 72 struct pipe_ctx *pipe_ctx, const struct dc_plane_state *plane_state) in dcn30_set_blend_lut() argument 93 struct pipe_ctx *pipe_ctx, const struct dc_stream_state *stream) in dcn30_set_mpc_shaper_3dlut() argument 145 struct pipe_ctx *pipe_ctx, in dcn30_set_input_transfer_func() argument 176 if (pipe_ctx->stream_res.opp && pipe_ctx->stream_res.opp->ctx) { in dcn30_set_input_transfer_func() 188 struct pipe_ctx *pipe_ctx, in dcn30_set_output_transfer_func() argument 399 struct pipe_ctx *pipe_ctx = &context->res_ctx.pipe_ctx[i_pipe]; in dcn30_program_all_writeback_pipes_in_tree() local 670 void dcn30_set_avmute(struct pipe_ctx *pipe_ctx, bool enable) in dcn30_set_avmute() argument 672 if (pipe_ctx == NULL) in dcn30_set_avmute() 681 void dcn30_update_info_frame(struct pipe_ctx *pipe_ctx) in dcn30_update_info_frame() argument 707 void dcn30_program_dmdata_engine(struct pipe_ctx *pipe_ctx) in dcn30_program_dmdata_engine() argument [all …]
|
/linux/drivers/gpu/drm/amd/display/dc/ |
A D | dc_trace.h | 26 #define TRACE_DC_PIPE_STATE(pipe_ctx, index, max_pipes) \ argument 28 struct pipe_ctx *pipe_ctx = &dc->current_state->res_ctx.pipe_ctx[index]; \ 29 if (pipe_ctx->plane_state) \ 30 trace_amdgpu_dm_dc_pipe_state(pipe_ctx->pipe_idx, pipe_ctx->plane_state, \ 31 pipe_ctx->stream, &pipe_ctx->plane_res, \ 32 pipe_ctx->update_flags.raw); \
|