Home
last modified time | relevance | path

Searched refs:rCCK0_DebugPort (Results 1 – 8 of 8) sorted by relevance

/linux/drivers/staging/rtl8192u/
A Dr819xU_phyreg.h50 #define rCCK0_DebugPort 0xa28 /* debug port and Tx filter3 */ macro
A Dr8192U_dm.c1379 rtl8192_setBBreg(dev, rCCK0_DebugPort, bMaskLWord, TempVal); in dm_CCKTxPowerAdjust_TSSI()
1395 rtl8192_setBBreg(dev, rCCK0_DebugPort, bMaskLWord, TempVal); in dm_CCKTxPowerAdjust_TSSI()
1424 rtl8192_setBBreg(dev, rCCK0_DebugPort, bMaskLWord, TempVal); in dm_CCKTxPowerAdjust_ThermalMeter()
1426 rCCK0_DebugPort, TempVal); in dm_CCKTxPowerAdjust_ThermalMeter()
1448 rtl8192_setBBreg(dev, rCCK0_DebugPort, bMaskLWord, TempVal); in dm_CCKTxPowerAdjust_ThermalMeter()
1450 rCCK0_DebugPort, TempVal); in dm_CCKTxPowerAdjust_ThermalMeter()
/linux/drivers/staging/rtl8192e/rtl8192e/
A Drtl_dm.c1060 rtl92e_set_bb_reg(dev, rCCK0_DebugPort, bMaskLWord, TempVal); in _rtl92e_dm_cck_tx_power_adjust_tssi()
1074 rtl92e_set_bb_reg(dev, rCCK0_DebugPort, bMaskLWord, TempVal); in _rtl92e_dm_cck_tx_power_adjust_tssi()
1103 rtl92e_set_bb_reg(dev, rCCK0_DebugPort, bMaskLWord, TempVal); in _rtl92e_dm_cck_tx_power_adjust_thermal_meter()
1105 "CCK not chnl 14, reg 0x%x = 0x%x\n", rCCK0_DebugPort, in _rtl92e_dm_cck_tx_power_adjust_thermal_meter()
1124 rtl92e_set_bb_reg(dev, rCCK0_DebugPort, bMaskLWord, TempVal); in _rtl92e_dm_cck_tx_power_adjust_thermal_meter()
1126 rCCK0_DebugPort, TempVal); in _rtl92e_dm_cck_tx_power_adjust_thermal_meter()
A Dr8192E_phyreg.h107 #define rCCK0_DebugPort 0xa28 /* Debug port and TX filter 3 */ macro
A Dr8192E_phy.c1198 rtl92e_writel(dev, rCCK0_DebugPort, 0x00000204); in _rtl92e_set_bw_mode_work_item()
1213 rtl92e_writel(dev, rCCK0_DebugPort, 0x00000409); in _rtl92e_set_bw_mode_work_item()
/linux/drivers/staging/rtl8712/
A Drtl871x_mp_phy_regdef.h175 #define rCCK0_DebugPort 0xa28 /* debug port and Tx filter3 */ macro
/linux/drivers/staging/rtl8723bs/include/
A DHal8192CPhyReg.h178 #define rCCK0_DebugPort 0xa28 /* debug port and Tx filter3 */ macro
/linux/drivers/staging/r8188eu/include/
A DHal8188EPhyReg.h139 #define rCCK0_DebugPort 0xa28 /* debug port and Tx filter3 */ macro

Completed in 33 milliseconds