Searched refs:rCCK0_System (Results 1 – 10 of 10) sorted by relevance
| /linux/drivers/staging/rtl8712/ |
| A D | rtl871x_mp.c | 366 set_bb_reg(pAdapter, rCCK0_System, bCCKSideBand, in r8712_SwitchBandwidth()
508 set_bb_reg(pAdapter, rCCK0_System, bCCKBBMode, bDisable); in r8712_SetSingleCarrierTx()
580 set_bb_reg(pAdapter, rCCK0_System, bCCKBBMode, 0x2); in r8712_SetCarrierSuppressionTx()
582 set_bb_reg(pAdapter, rCCK0_System, bCCKScramble, in r8712_SetCarrierSuppressionTx()
586 set_bb_reg(pAdapter, rCCK0_System, bCCKTxRate, 0x0); in r8712_SetCarrierSuppressionTx()
591 set_bb_reg(pAdapter, rCCK0_System, bCCKBBMode, 0x0); in r8712_SetCarrierSuppressionTx()
593 set_bb_reg(pAdapter, rCCK0_System, bCCKScramble, in r8712_SetCarrierSuppressionTx()
618 set_bb_reg(pAdapter, rCCK0_System, bCCKTxRate, cckrate); in SetCCKContinuousTx()
620 set_bb_reg(pAdapter, rCCK0_System, bCCKBBMode, 0x2); in SetCCKContinuousTx()
625 set_bb_reg(pAdapter, rCCK0_System, bCCKBBMode, 0x0); in SetCCKContinuousTx()
[all …]
|
| A D | rtl871x_mp_phy_regdef.h | 154 #define rCCK0_System 0xa00 macro
|
| /linux/drivers/staging/rtl8192u/ |
| A D | r819xU_phyreg.h | 45 #define rCCK0_System 0xa00 macro
|
| A D | r819xU_phy.c | 1533 rtl8192_setBBreg(dev, rCCK0_System, bCCKSideBand, in rtl8192_SetBWModeWorkItem()
|
| /linux/drivers/staging/rtl8192e/rtl8192e/ |
| A D | r8192E_phyreg.h | 95 #define rCCK0_System 0xa00 macro
|
| A D | r8192E_phy.c | 1218 rtl92e_set_bb_reg(dev, rCCK0_System, bCCKSideBand, in _rtl92e_set_bw_mode_work_item()
|
| /linux/drivers/staging/rtl8723bs/include/ |
| A D | Hal8192CPhyReg.h | 163 #define rCCK0_System 0xa00 macro
|
| /linux/drivers/staging/r8188eu/include/ |
| A D | Hal8188EPhyReg.h | 119 #define rCCK0_System 0xa00 macro
|
| /linux/drivers/staging/rtl8723bs/hal/ |
| A D | rtl8723b_phycfg.c | 653 PHY_SetBBReg(Adapter, rCCK0_System, bCCKSideBand, (pHalData->nCur40MhzPrimeSC>>1)); in phy_PostSetBwMode8723B()
|
| /linux/drivers/staging/r8188eu/hal/ |
| A D | rtl8188e_phycfg.c | 807 PHY_SetBBReg(Adapter, rCCK0_System, bCCKSideBand, (pHalData->nCur40MhzPrimeSC >> 1)); in _PHY_SetBWMode92C()
|
Completed in 33 milliseconds