rFPGA0_XB_HSSIParameter1 (reference) in projects: linux

Searched refs:rFPGA0_XB_HSSIParameter1 (Results 1 – 10 of 10) sorted by relevance

/linux/drivers/staging/rtl8192u/
A D	r819xU_phyreg.h	`12 #define rFPGA0_XB_HSSIParameter1 0x828 macro`
A D	r819xU_phy.c	`609 priv->PHYRegDef[RF90_PATH_B].rfHSSIPara1 = rFPGA0_XB_HSSIParameter1; in rtl8192_InitBBRFRegDef()`
/linux/drivers/staging/r8188eu/hal/
A D	rtl8188e_phycfg.c	`183 RfPiEnable = (u8)PHY_QueryBBReg(Adapter, rFPGA0_XB_HSSIParameter1, BIT(8)); in phy_RFSerialRead() 430 …pHalData->PHYRegDef[RF_PATH_B].rfHSSIPara1 = rFPGA0_XB_HSSIParameter1; /* wire control parameter1… in phy_InitBBRFRegisterDefinition()`
A D	HalPhyRf_8188e.c	`707 ODM_SetBBReg(dm_odm, rFPGA0_XB_HSSIParameter1, bMaskDWord, mode); in _PHY_PIModeSwitch()`
/linux/drivers/staging/rtl8192e/rtl8192e/
A D	r8192E_phyreg.h	`55 #define rFPGA0_XB_HSSIParameter1 0x828 macro`
A D	r8192E_phy.c	`418 priv->PHYRegDef[RF90_PATH_B].rfHSSIPara1 = rFPGA0_XB_HSSIParameter1; in _rtl92e_init_bb_rf_reg_def()`
/linux/drivers/staging/rtl8712/
A D	rtl871x_mp_phy_regdef.h	`95 #define rFPGA0_XB_HSSIParameter1 0x828 macro`
/linux/drivers/staging/rtl8723bs/include/
A D	Hal8192CPhyReg.h	`104 #define rFPGA0_XB_HSSIParameter1 0x828 macro`
/linux/drivers/staging/r8188eu/include/
A D	Hal8188EPhyReg.h	`66 #define rFPGA0_XB_HSSIParameter1 0x828 macro`
/linux/drivers/staging/rtl8723bs/hal/
A D	rtl8723b_phycfg.c	`135 RfPiEnable = (u8)PHY_QueryBBReg(Adapter, rFPGA0_XB_HSSIParameter1\|MaskforPhySet, BIT8); in phy_RFSerialRead_8723B()`

Completed in 33 milliseconds