Searched refs:rFPGA0_XCD_RFInterfaceSW (Results 1 – 10 of 10) sorted by relevance
| /linux/drivers/staging/rtl8192u/ |
| A D | r819xU_phyreg.h | 29 #define rFPGA0_XCD_RFInterfaceSW 0x874 macro
|
| A D | r819xU_phy.c | 553 priv->PHYRegDef[RF90_PATH_C].rfintfs = rFPGA0_XCD_RFInterfaceSW; in rtl8192_InitBBRFRegDef()
555 priv->PHYRegDef[RF90_PATH_D].rfintfs = rFPGA0_XCD_RFInterfaceSW; in rtl8192_InitBBRFRegDef()
|
| /linux/drivers/staging/r8188eu/hal/ |
| A D | rtl8188e_phycfg.c | 395 …pHalData->PHYRegDef[RF_PATH_C].rfintfs = rFPGA0_XCD_RFInterfaceSW;/* 16 LSBs if read 32-bit from … in phy_InitBBRFRegisterDefinition()
396 …pHalData->PHYRegDef[RF_PATH_D].rfintfs = rFPGA0_XCD_RFInterfaceSW;/* 16 MSBs if read 32-bit from … in phy_InitBBRFRegisterDefinition()
|
| A D | HalPhyRf_8188e.c | 811 rFPGA0_XCD_RFInterfaceSW, rConfig_AntA, rConfig_AntB, in phy_IQCalibrate_8188E()
839 ODM_SetBBReg(dm_odm, rFPGA0_XCD_RFInterfaceSW, bMaskDWord, 0x22204000); in phy_IQCalibrate_8188E()
|
| /linux/drivers/staging/rtl8192e/rtl8192e/ |
| A D | r8192E_phyreg.h | 74 #define rFPGA0_XCD_RFInterfaceSW 0x874 macro
|
| A D | r8192E_phy.c | 384 priv->PHYRegDef[RF90_PATH_C].rfintfs = rFPGA0_XCD_RFInterfaceSW; in _rtl92e_init_bb_rf_reg_def()
385 priv->PHYRegDef[RF90_PATH_D].rfintfs = rFPGA0_XCD_RFInterfaceSW; in _rtl92e_init_bb_rf_reg_def()
|
| /linux/drivers/staging/rtl8712/ |
| A D | rtl871x_mp_phy_regdef.h | 117 #define rFPGA0_XCD_RFInterfaceSW 0x874 macro
|
| /linux/drivers/staging/rtl8723bs/include/ |
| A D | Hal8192CPhyReg.h | 128 #define rFPGA0_XCD_RFInterfaceSW 0x874 macro
|
| /linux/drivers/staging/r8188eu/include/ |
| A D | Hal8188EPhyReg.h | 82 #define rFPGA0_XCD_RFInterfaceSW 0x874 macro
|
| /linux/drivers/staging/rtl8723bs/hal/ |
| A D | HalPhyRf_8723B.c | 1358 rFPGA0_XCD_RFInterfaceSW, in phy_IQCalibrate_8723B()
1397 PHY_SetBBReg(pDM_Odm->Adapter, rFPGA0_XCD_RFInterfaceSW, bMaskDWord, 0x22204000); in phy_IQCalibrate_8723B()
|
Completed in 34 milliseconds