Home
last modified time | relevance | path

Searched refs:reset_lock (Results 1 – 20 of 20) sorted by relevance

/linux/drivers/clk/mmp/
A Dclk-of-pxa1928.c96 static DEFINE_SPINLOCK(reset_lock);
108 … "twsi0_clk", "vctcxo", CLK_SET_RATE_PARENT, PXA1928_CLK_TWSI0 * 4, 0x3, 0x3, 0x0, 0, &reset_lock},
109 … "twsi1_clk", "vctcxo", CLK_SET_RATE_PARENT, PXA1928_CLK_TWSI1 * 4, 0x3, 0x3, 0x0, 0, &reset_lock},
110 … "twsi2_clk", "vctcxo", CLK_SET_RATE_PARENT, PXA1928_CLK_TWSI2 * 4, 0x3, 0x3, 0x0, 0, &reset_lock},
111 … "twsi3_clk", "vctcxo", CLK_SET_RATE_PARENT, PXA1928_CLK_TWSI3 * 4, 0x3, 0x3, 0x0, 0, &reset_lock},
112 … "twsi4_clk", "vctcxo", CLK_SET_RATE_PARENT, PXA1928_CLK_TWSI4 * 4, 0x3, 0x3, 0x0, 0, &reset_lock},
114 …O, "gpio_clk", "vctcxo", CLK_SET_RATE_PARENT, PXA1928_CLK_GPIO * 4, 0x3, 0x3, 0x0, 0, &reset_lock},
117 …0, "pwm0_clk", "vctcxo", CLK_SET_RATE_PARENT, PXA1928_CLK_PWM0 * 4, 0x3, 0x3, 0x0, 0, &reset_lock},
118 …1, "pwm1_clk", "vctcxo", CLK_SET_RATE_PARENT, PXA1928_CLK_PWM1 * 4, 0x3, 0x3, 0x0, 0, &reset_lock},
119 …2, "pwm2_clk", "vctcxo", CLK_SET_RATE_PARENT, PXA1928_CLK_PWM2 * 4, 0x3, 0x3, 0x0, 0, &reset_lock},
[all …]
A Dclk-of-mmp2.c237 static DEFINE_SPINLOCK(reset_lock);
252 …_CLK_TWSI0, "twsi0_clk", "vctcxo", CLK_SET_RATE_PARENT, APBC_TWSI0, 0x7, 0x3, 0x0, 0, &reset_lock},
253 …_CLK_TWSI1, "twsi1_clk", "vctcxo", CLK_SET_RATE_PARENT, APBC_TWSI1, 0x7, 0x3, 0x0, 0, &reset_lock},
254 …_CLK_TWSI2, "twsi2_clk", "vctcxo", CLK_SET_RATE_PARENT, APBC_TWSI2, 0x7, 0x3, 0x0, 0, &reset_lock},
255 …_CLK_TWSI3, "twsi3_clk", "vctcxo", CLK_SET_RATE_PARENT, APBC_TWSI3, 0x7, 0x3, 0x0, 0, &reset_lock},
256 …_CLK_TWSI4, "twsi4_clk", "vctcxo", CLK_SET_RATE_PARENT, APBC_TWSI4, 0x7, 0x3, 0x0, 0, &reset_lock},
258 …MP2_CLK_GPIO, "gpio_clk", "vctcxo", CLK_SET_RATE_PARENT, APBC_GPIO, 0x7, 0x3, 0x0, 0, &reset_lock},
261 …P2_CLK_PWM0, "pwm0_clk", "pll1_48", CLK_SET_RATE_PARENT, APBC_PWM0, 0x7, 0x3, 0x0, 0, &reset_lock},
262 …P2_CLK_PWM1, "pwm1_clk", "pll1_48", CLK_SET_RATE_PARENT, APBC_PWM1, 0x7, 0x3, 0x0, 0, &reset_lock},
263 …P2_CLK_PWM2, "pwm2_clk", "pll1_48", CLK_SET_RATE_PARENT, APBC_PWM2, 0x7, 0x3, 0x0, 0, &reset_lock},
[all …]
A Dclk-of-pxa168.c128 static DEFINE_SPINLOCK(reset_lock);
143 …TWSI0, "twsi0_clk", "pll1_13_1_5", CLK_SET_RATE_PARENT, APBC_TWSI0, 0x3, 0x3, 0x0, 0, &reset_lock},
144 …TWSI1, "twsi1_clk", "pll1_13_1_5", CLK_SET_RATE_PARENT, APBC_TWSI1, 0x3, 0x3, 0x0, 0, &reset_lock},
145 …168_CLK_GPIO, "gpio_clk", "vctcxo", CLK_SET_RATE_PARENT, APBC_GPIO, 0x3, 0x3, 0x0, 0, &reset_lock},
148 …68_CLK_PWM0, "pwm0_clk", "pll1_48", CLK_SET_RATE_PARENT, APBC_PWM0, 0x3, 0x3, 0x0, 0, &reset_lock},
149 …68_CLK_PWM1, "pwm1_clk", "pll1_48", CLK_SET_RATE_PARENT, APBC_PWM1, 0x3, 0x3, 0x0, 0, &reset_lock},
150 …68_CLK_PWM2, "pwm2_clk", "pll1_48", CLK_SET_RATE_PARENT, APBC_PWM2, 0x3, 0x3, 0x0, 0, &reset_lock},
151 …68_CLK_PWM3, "pwm3_clk", "pll1_48", CLK_SET_RATE_PARENT, APBC_PWM3, 0x3, 0x3, 0x0, 0, &reset_lock},
A Dclk-of-pxa910.c126 static DEFINE_SPINLOCK(reset_lock);
142 …TWSI0, "twsi0_clk", "pll1_13_1_5", CLK_SET_RATE_PARENT, APBC_TWSI0, 0x3, 0x3, 0x0, 0, &reset_lock},
143 …910_CLK_GPIO, "gpio_clk", "vctcxo", CLK_SET_RATE_PARENT, APBC_GPIO, 0x3, 0x3, 0x0, 0, &reset_lock},
146 …10_CLK_PWM0, "pwm0_clk", "pll1_48", CLK_SET_RATE_PARENT, APBC_PWM0, 0x3, 0x3, 0x0, 0, &reset_lock},
147 …10_CLK_PWM1, "pwm1_clk", "pll1_48", CLK_SET_RATE_PARENT, APBC_PWM1, 0x3, 0x3, 0x0, 0, &reset_lock},
148 …10_CLK_PWM2, "pwm2_clk", "pll1_48", CLK_SET_RATE_PARENT, APBC_PWM2, 0x3, 0x3, 0x0, 0, &reset_lock},
149 …10_CLK_PWM3, "pwm3_clk", "pll1_48", CLK_SET_RATE_PARENT, APBC_PWM3, 0x3, 0x3, 0x0, 0, &reset_lock},
160 …WSI1, "twsi1_clk", "pll1_13_1_5", CLK_SET_RATE_PARENT, APBCP_TWSI1, 0x3, 0x3, 0x0, 0, &reset_lock},
/linux/drivers/net/ethernet/xilinx/
A Dxilinx_emaclite.c136 spinlock_t reset_lock; member
538 spin_lock_irqsave(&lp->reset_lock, flags); in xemaclite_tx_timeout()
557 spin_unlock_irqrestore(&lp->reset_lock, flags); in xemaclite_tx_timeout()
1032 spin_lock_irqsave(&lp->reset_lock, flags); in xemaclite_send()
1042 spin_unlock_irqrestore(&lp->reset_lock, flags); in xemaclite_send()
1045 spin_unlock_irqrestore(&lp->reset_lock, flags); in xemaclite_send()
1155 spin_lock_init(&lp->reset_lock); in xemaclite_of_probe()
/linux/drivers/pci/hotplug/
A Dpciehp_hpc.c586 down_read(&ctrl->reset_lock); in pciehp_ignore_dpc_link_change()
589 up_read(&ctrl->reset_lock); in pciehp_ignore_dpc_link_change()
749 down_read(&ctrl->reset_lock); in pciehp_ist()
754 up_read(&ctrl->reset_lock); in pciehp_ist()
909 down_write(&ctrl->reset_lock); in pciehp_reset_slot()
929 up_write(&ctrl->reset_lock); in pciehp_reset_slot()
993 init_rwsem(&ctrl->reset_lock); in pcie_init()
A Dpciehp_core.c169 down_read(&ctrl->reset_lock); in pciehp_check_presence()
180 up_read(&ctrl->reset_lock); in pciehp_check_presence()
A Dpciehp.h108 struct rw_semaphore reset_lock; member
/linux/drivers/net/ethernet/qualcomm/emac/
A Demac.c85 mutex_lock(&adpt->reset_lock); in emac_reinit_locked()
91 mutex_unlock(&adpt->reset_lock); in emac_reinit_locked()
272 mutex_lock(&adpt->reset_lock); in emac_close()
280 mutex_unlock(&adpt->reset_lock); in emac_close()
627 mutex_init(&adpt->reset_lock); in emac_probe()
A Demac.h377 struct mutex reset_lock; member
/linux/drivers/hid/i2c-hid/
A Di2c-hid-core.c156 struct mutex reset_lock; member
453 mutex_lock(&ihid->reset_lock); in i2c_hid_hwreset()
473 mutex_unlock(&ihid->reset_lock); in i2c_hid_hwreset()
653 mutex_lock(&ihid->reset_lock); in i2c_hid_output_raw_report()
667 mutex_unlock(&ihid->reset_lock); in i2c_hid_output_raw_report()
953 mutex_init(&ihid->reset_lock); in i2c_hid_core_probe()
/linux/drivers/gpu/drm/amd/amdgpu/
A Damdgpu_reset.h63 struct mutex reset_lock; member
A Daldebaran.c151 mutex_lock(&tmp_adev->reset_cntl->reset_lock); in aldebaran_mode2_perform_reset()
191 mutex_unlock(&tmp_adev->reset_cntl->reset_lock); in aldebaran_mode2_perform_reset()
/linux/drivers/block/rsxx/
A Dcregs.c307 if (!mutex_trylock(&card->creg_ctrl.reset_lock)) in creg_reset()
347 mutex_unlock(&card->creg_ctrl.reset_lock); in creg_reset()
731 mutex_init(&card->creg_ctrl.reset_lock); in rsxx_creg_setup()
A Drsxx_priv.h135 struct mutex reset_lock; member
/linux/drivers/gpu/drm/v3d/
A Dv3d_sched.c260 mutex_lock(&v3d->reset_lock); in v3d_gpu_reset_for_timeout()
280 mutex_unlock(&v3d->reset_lock); in v3d_gpu_reset_for_timeout()
A Dv3d_drv.h127 struct mutex reset_lock; member
A Dv3d_gem.c1082 mutex_init(&v3d->reset_lock); in v3d_gem_init()
/linux/drivers/scsi/
A Dhpsa.h313 spinlock_t reset_lock; member
A Dhpsa.c1937 spin_lock_irqsave(&h->reset_lock, flags); in adjust_hpsa_scsi_table()
1940 spin_unlock_irqrestore(&h->reset_lock, flags); in adjust_hpsa_scsi_table()
1943 spin_unlock_irqrestore(&h->reset_lock, flags); in adjust_hpsa_scsi_table()
5809 spin_lock_irqsave(&h->reset_lock, flags); in hpsa_scan_start()
5816 spin_unlock_irqrestore(&h->reset_lock, flags); in hpsa_scan_start()
6041 spin_lock_irqsave(&h->reset_lock, flags); in hpsa_eh_device_reset_handler()
6043 spin_unlock_irqrestore(&h->reset_lock, flags); in hpsa_eh_device_reset_handler()
6121 spin_lock_irqsave(&h->reset_lock, flags); in hpsa_eh_device_reset_handler()
6125 spin_unlock_irqrestore(&h->reset_lock, flags); in hpsa_eh_device_reset_handler()
8544 spin_lock_irqsave(&h->reset_lock, flags); in hpsa_perform_rescan()
[all …]

Completed in 59 milliseconds