Home
last modified time | relevance | path

Searched refs:rst_reg (Results 1 – 13 of 13) sorted by relevance

/linux/drivers/clk/tegra/
A Dclk.c40 .rst_reg = RST_DEVICES_L,
48 .rst_reg = RST_DEVICES_H,
56 .rst_reg = RST_DEVICES_U,
64 .rst_reg = RST_DEVICES_V,
72 .rst_reg = RST_DEVICES_W,
80 .rst_reg = RST_DEVICES_X,
88 .rst_reg = RST_DEVICES_Y,
183 readl_relaxed(clk_base + periph_regs[i].rst_reg); in tegra_clk_periph_suspend()
203 clk_base + periph_regs[i].rst_reg); in tegra_clk_periph_resume()
A Dclk-periph-fixed.c24 value = readl(fixed->base + fixed->regs->rst_reg); in tegra_clk_periph_fixed_is_enabled()
A Dclk-periph-gate.c27 readl_relaxed(gate->clk_base + (gate->regs->rst_reg))
A Dclk.h537 u32 rst_reg; member
/linux/drivers/mtd/nand/raw/
A Ddenali_dt.c28 struct reset_control *rst_reg; /* register reset */ member
165 dt->rst_reg = devm_reset_control_get_optional_shared(dev, "reg"); in denali_dt_probe()
166 if (IS_ERR(dt->rst_reg)) in denali_dt_probe()
167 return PTR_ERR(dt->rst_reg); in denali_dt_probe()
189 ret = reset_control_deassert(dt->rst_reg); in denali_dt_probe()
225 reset_control_assert(dt->rst_reg); in denali_dt_probe()
242 reset_control_assert(dt->rst_reg); in denali_dt_remove()
/linux/drivers/gpu/drm/amd/pm/powerplay/smumgr/
A Dvegam_smumgr.c109 SMC_SYSCON_RESET_CNTL, rst_reg, 1); in vegam_start_smu_in_protection_mode()
123 SMC_SYSCON_RESET_CNTL, rst_reg, 0); in vegam_start_smu_in_protection_mode()
144 SMC_SYSCON_RESET_CNTL, rst_reg, 1); in vegam_start_smu_in_protection_mode()
147 SMC_SYSCON_RESET_CNTL, rst_reg, 0); in vegam_start_smu_in_protection_mode()
169 rst_reg, 1); in vegam_start_smu_in_non_protection_mode()
182 SMC_SYSCON_RESET_CNTL, rst_reg, 0); in vegam_start_smu_in_non_protection_mode()
A Dpolaris10_smumgr.c209 SMC_SYSCON_RESET_CNTL, rst_reg, 1); in polaris10_start_smu_in_protection_mode()
223 SMC_SYSCON_RESET_CNTL, rst_reg, 0); in polaris10_start_smu_in_protection_mode()
244 SMC_SYSCON_RESET_CNTL, rst_reg, 1); in polaris10_start_smu_in_protection_mode()
247 SMC_SYSCON_RESET_CNTL, rst_reg, 0); in polaris10_start_smu_in_protection_mode()
269 rst_reg, 1); in polaris10_start_smu_in_non_protection_mode()
282 SMC_SYSCON_RESET_CNTL, rst_reg, 0); in polaris10_start_smu_in_non_protection_mode()
A Dfiji_smumgr.c108 SMC_SYSCON_RESET_CNTL, rst_reg, 1); in fiji_start_smu_in_protection_mode()
123 SMC_SYSCON_RESET_CNTL, rst_reg, 0); in fiji_start_smu_in_protection_mode()
174 SMC_SYSCON_RESET_CNTL, rst_reg, 1); in fiji_start_smu_in_non_protection_mode()
189 SMC_SYSCON_RESET_CNTL, rst_reg, 0); in fiji_start_smu_in_non_protection_mode()
A Dtonga_smumgr.c103 SMC_SYSCON_RESET_CNTL, rst_reg, 1); in tonga_start_in_protection_mode()
119 SMC_SYSCON_RESET_CNTL, rst_reg, 0); in tonga_start_in_protection_mode()
169 SMC_SYSCON_RESET_CNTL, rst_reg, 1); in tonga_start_in_non_protection_mode()
185 SMC_SYSCON_RESET_CNTL, rst_reg, 0); in tonga_start_in_non_protection_mode()
A Dci_smumgr.c1902 PHM_WRITE_INDIRECT_FIELD(hwmgr->device, CGS_IND_REG__SMC, SMC_SYSCON_RESET_CNTL, rst_reg, 0); in ci_start_smc()
2362 PHM_WRITE_INDIRECT_FIELD(hwmgr->device, CGS_IND_REG__SMC, SMC_SYSCON_RESET_CNTL, rst_reg, 1); in ci_upload_firmware()
2943 rst_reg, 1); in ci_reset_smc()
A Diceland_smumgr.c112 SMC_SYSCON_RESET_CNTL, rst_reg, 0); in iceland_start_smc()
121 rst_reg, 1); in iceland_reset_smc()
/linux/drivers/net/ethernet/marvell/octeontx2/af/
A Drvu.c513 static void rvu_block_reset(struct rvu *rvu, int blkaddr, u64 rst_reg) in rvu_block_reset() argument
521 rvu_write64(rvu, blkaddr, rst_reg, BIT_ULL(0)); in rvu_block_reset()
522 err = rvu_poll_reg(rvu, blkaddr, rst_reg, BIT_ULL(63), true); in rvu_block_reset()
/linux/drivers/net/ethernet/qlogic/qed/
A Dqed_debug.c1386 const struct dbg_reset_reg *rst_reg; in qed_update_blocks_reset_state() local
1390 rst_reg = qed_get_dbg_reset_reg(p_hwfn, rst_reg_id); in qed_update_blocks_reset_state()
1391 rst_reg_removed = GET_FIELD(rst_reg->data, in qed_update_blocks_reset_state()
1393 rst_reg_addr = DWORDS_TO_BYTES(GET_FIELD(rst_reg->data, in qed_update_blocks_reset_state()

Completed in 60 milliseconds