Home
last modified time | relevance | path

Searched refs:setup_force_cpu_cap (Results 1 – 21 of 21) sorted by relevance

/linux/arch/x86/kernel/
A Dparavirt-spinlocks.c39 setup_force_cpu_cap(X86_FEATURE_PVUNLOCK); in paravirt_set_cap()
42 setup_force_cpu_cap(X86_FEATURE_VCPUPREEMPT); in paravirt_set_cap()
A Dtsc_msr.c223 setup_force_cpu_cap(X86_FEATURE_TSC_KNOWN_FREQ); in cpu_khz_from_msr()
233 setup_force_cpu_cap(X86_FEATURE_TSC_RELIABLE); in cpu_khz_from_msr()
A Dtsc.c658 setup_force_cpu_cap(X86_FEATURE_TSC_KNOWN_FREQ); in native_calibrate_tsc()
681 setup_force_cpu_cap(X86_FEATURE_TSC_RELIABLE); in native_calibrate_tsc()
1066 setup_force_cpu_cap(X86_FEATURE_ART); in detect_art()
A Djailhouse.c258 setup_force_cpu_cap(X86_FEATURE_TSC_KNOWN_FREQ); in jailhouse_init_platform()
A Dkvmclock.c119 setup_force_cpu_cap(X86_FEATURE_TSC_KNOWN_FREQ); in kvm_get_tsc_khz()
/linux/arch/x86/kernel/cpu/
A Dvmware.c380 setup_force_cpu_cap(X86_FEATURE_CONSTANT_TSC); in vmware_set_capabilities()
381 setup_force_cpu_cap(X86_FEATURE_TSC_RELIABLE); in vmware_set_capabilities()
383 setup_force_cpu_cap(X86_FEATURE_TSC_KNOWN_FREQ); in vmware_set_capabilities()
385 setup_force_cpu_cap(X86_FEATURE_VMCALL); in vmware_set_capabilities()
387 setup_force_cpu_cap(X86_FEATURE_VMW_VMMCALL); in vmware_set_capabilities()
A Dbugs.c600 setup_force_cpu_cap(X86_FEATURE_FENCE_SWAPGS_USER); in spectre_v1_select_mitigation()
607 setup_force_cpu_cap(X86_FEATURE_FENCE_SWAPGS_KERNEL); in spectre_v1_select_mitigation()
777 setup_force_cpu_cap(X86_FEATURE_USE_IBPB); in spectre_v2_user_select_mitigation()
944 setup_force_cpu_cap(X86_FEATURE_RETPOLINE_AMD); in spectre_v2_select_mitigation()
945 setup_force_cpu_cap(X86_FEATURE_RETPOLINE); in spectre_v2_select_mitigation()
949 setup_force_cpu_cap(X86_FEATURE_RETPOLINE); in spectre_v2_select_mitigation()
964 setup_force_cpu_cap(X86_FEATURE_RSB_CTXSW); in spectre_v2_select_mitigation()
979 setup_force_cpu_cap(X86_FEATURE_USE_IBRS_FW); in spectre_v2_select_mitigation()
1203 setup_force_cpu_cap(X86_FEATURE_SPEC_STORE_BYPASS_DISABLE); in __ssb_select_mitigation()
1567 setup_force_cpu_cap(X86_FEATURE_L1TF_PTEINV); in l1tf_select_mitigation()
A Dtsx.c174 setup_force_cpu_cap(X86_FEATURE_RTM); in tsx_init()
175 setup_force_cpu_cap(X86_FEATURE_HLE); in tsx_init()
A Dhygon.c233 setup_force_cpu_cap(X86_FEATURE_LS_CFG_SSBD); in bsp_init_hygon()
234 setup_force_cpu_cap(X86_FEATURE_SSBD); in bsp_init_hygon()
A Dcommon.c486 setup_force_cpu_cap(X86_FEATURE_OSPKE); in setup_pku()
1164 setup_force_cpu_cap(X86_FEATURE_IBRS_ENHANCED); in cpu_set_bug_bits()
1229 setup_force_cpu_cap(X86_FEATURE_NOPL); in detect_nopl()
1320 setup_force_cpu_cap(X86_FEATURE_CPUID); in early_identify_cpu()
1335 setup_force_cpu_cap(X86_FEATURE_ALWAYS); in early_identify_cpu()
A Dmshyperv.c381 setup_force_cpu_cap(X86_FEATURE_TSC_RELIABLE); in ms_hyperv_init_platform()
A Damd.c569 setup_force_cpu_cap(X86_FEATURE_LS_CFG_SSBD); in bsp_init_amd()
570 setup_force_cpu_cap(X86_FEATURE_SSBD); in bsp_init_amd()
A Dintel.c1086 setup_force_cpu_cap(X86_FEATURE_SPLIT_LOCK_DETECT); in __split_lock_setup()
/linux/arch/um/include/asm/
A Dcpufeature.h61 #define setup_force_cpu_cap(bit) do { \ macro
66 #define setup_force_cpu_bug(bit) setup_force_cpu_cap(bit)
/linux/arch/x86/include/asm/
A Dcpufeature.h148 #define setup_force_cpu_cap(bit) do { \ macro
153 #define setup_force_cpu_bug(bit) setup_force_cpu_cap(bit)
/linux/arch/x86/xen/
A Dtime.c42 setup_force_cpu_cap(X86_FEATURE_TSC_KNOWN_FREQ); in xen_tsc_khz()
501 setup_force_cpu_cap(X86_FEATURE_TSC); in xen_time_init()
A Denlighten_pv.c257 setup_force_cpu_cap(X86_FEATURE_XENPV); in xen_init_capabilities()
275 setup_force_cpu_cap(X86_FEATURE_MWAIT); in xen_init_capabilities()
/linux/arch/x86/kernel/fpu/
A Dinit.c79 setup_force_cpu_cap(X86_FEATURE_FPU); in fpu__init_system_early_generic()
/linux/arch/x86/mm/
A Dpti.c121 setup_force_cpu_cap(X86_FEATURE_PTI); in pti_check_boottime_disable()
A Dinit.c283 setup_force_cpu_cap(X86_FEATURE_INVPCID_SINGLE); in setup_pcid()
/linux/Documentation/x86/
A Dcpuinfo.rst65 setup_force_cpu_cap macros. For example, if bit 5 is set in MSR_IA32_CORE_CAPS,

Completed in 37 milliseconds