Home
last modified time | relevance | path

Searched refs:smc_state_table (Results 1 – 25 of 25) sorted by relevance

/linux/drivers/gpu/drm/amd/pm/powerplay/smumgr/
A Dtonga_smumgr.c530 smu_data->smc_state_table.LinkLevelCount = in tonga_populate_smc_link_level()
730 smu_data->smc_state_table.GraphicsDpmLevelCount = in tonga_populate_all_graphic_levels()
1102 smu_data->smc_state_table.MemoryLevel; in tonga_populate_all_memory_levels()
1114 &(smu_data->smc_state_table.MemoryLevel[i])); in tonga_populate_all_memory_levels()
1550 smu_data->smc_state_table.MemoryBootLevel = 0; in tonga_populate_smc_boot_level()
2234 memset(&(smu_data->smc_state_table), 0x00, sizeof(smu_data->smc_state_table)); in tonga_init_smc_table()
2683 smu_data->smc_state_table.UvdBootLevel = 0; in tonga_update_uvd_smc_table()
2685 smu_data->smc_state_table.UvdBootLevel = in tonga_update_uvd_smc_table()
2719 smu_data->smc_state_table.VceBootLevel = in tonga_update_vce_smc_table()
3155 smu_data->smc_state_table.GraphicsLevel; in tonga_update_dpm_settings()
[all …]
A Dfiji_smumgr.c847 smu_data->smc_state_table.LinkLevelCount = in fiji_populate_smc_link_level()
1015 smu_data->smc_state_table.GraphicsLevel; in fiji_populate_all_graphic_levels()
1041 smu_data->smc_state_table.GraphicsDpmLevelCount = in fiji_populate_all_graphic_levels()
1231 smu_data->smc_state_table.MemoryLevel; in fiji_populate_all_memory_levels()
1256 smu_data->smc_state_table.MemoryDpmLevelCount = in fiji_populate_all_memory_levels()
2372 smu_data->smc_state_table.UvdBootLevel = 0; in fiji_update_uvd_smc_table()
2374 smu_data->smc_state_table.UvdBootLevel = in fiji_update_uvd_smc_table()
2407 smu_data->smc_state_table.VceBootLevel = in fiji_update_vce_smc_table()
2410 smu_data->smc_state_table.VceBootLevel = 0; in fiji_update_vce_smc_table()
2556 smu_data->smc_state_table.GraphicsLevel; in fiji_update_dpm_settings()
[all …]
A Dpolaris10_smumgr.c836 smu_data->smc_state_table.LinkLevelCount = in polaris10_populate_smc_link_level()
1051 smu_data->smc_state_table.GraphicsLevel; in polaris10_populate_all_graphic_levels()
1097 smu_data->smc_state_table.GraphicsDpmLevelCount = in polaris10_populate_all_graphic_levels()
1220 smu_data->smc_state_table.MemoryLevel; in polaris10_populate_all_memory_levels()
1236 smu_data->smc_state_table.MemoryDpmLevelCount = in polaris10_populate_all_memory_levels()
2288 smu_data->smc_state_table.UvdBootLevel = 0; in polaris10_update_uvd_smc_table()
2290 smu_data->smc_state_table.UvdBootLevel = in polaris10_update_uvd_smc_table()
2323 smu_data->smc_state_table.VceBootLevel = in polaris10_update_vce_smc_table()
2326 smu_data->smc_state_table.VceBootLevel = 0; in polaris10_update_vce_smc_table()
2596 smu_data->smc_state_table.GraphicsLevel; in polaris10_update_dpm_settings()
[all …]
A Dci_smumgr.c482 smu_data->smc_state_table.GraphicsLevel; in ci_populate_all_graphic_levels()
1014 smu_data->smc_state_table.LinkLevelCount = in ci_populate_smc_link_level()
1319 &(smu_data->smc_state_table.MemoryLevel[i])); in ci_populate_all_memory_levels()
1330 smu_data->smc_state_table.MemoryLevel[1].MinVddci = in ci_populate_all_memory_levels()
1332 smu_data->smc_state_table.MemoryLevel[1].MinMvdd = in ci_populate_all_memory_levels()
1700 smu_data->smc_state_table.GraphicsBootLevel = 0; in ci_populate_smc_boot_level()
1710 smu_data->smc_state_table.MemoryBootLevel = 0; in ci_populate_smc_boot_level()
1951 memset(&(smu_data->smc_state_table), 0x00, sizeof(smu_data->smc_state_table)); in ci_init_smc_table()
2766 smu_data->smc_state_table.GraphicsLevel; in ci_update_dpm_settings()
2773 smu_data->smc_state_table.MemoryLevel; in ci_update_dpm_settings()
[all …]
A Dvegam_smumgr.c338 smu_data->smc_state_table.UvdBootLevel = 0; in vegam_update_uvd_smc_table()
340 smu_data->smc_state_table.UvdBootLevel = in vegam_update_uvd_smc_table()
373 smu_data->smc_state_table.VceBootLevel = in vegam_update_vce_smc_table()
376 smu_data->smc_state_table.VceBootLevel = 0; in vegam_update_vce_smc_table()
591 smu_data->smc_state_table.LinkLevelCount = in vegam_populate_smc_link_level()
880 smu_data->smc_state_table.GraphicsLevel; in vegam_populate_all_graphic_levels()
893 &(smu_data->smc_state_table.GraphicsLevel[i])); in vegam_populate_all_graphic_levels()
909 smu_data->smc_state_table.GraphicsDpmLevelCount = in vegam_populate_all_graphic_levels()
1047 smu_data->smc_state_table.MemoryLevel; in vegam_populate_all_memory_levels()
1067 smu_data->smc_state_table.MemoryDpmLevelCount = in vegam_populate_all_memory_levels()
[all …]
A Diceland_smumgr.c787 smu_data->smc_state_table.LinkLevelCount = in iceland_populate_smc_link_level()
983 &(smu_data->smc_state_table.GraphicsLevel[i])); in iceland_populate_all_graphic_levels()
1000 smu_data->smc_state_table.GraphicsDpmLevelCount = in iceland_populate_all_graphic_levels()
1365 &(smu_data->smc_state_table.MemoryLevel[i])); in iceland_populate_all_memory_levels()
1379 smu_data->smc_state_table.MemoryLevel[0].ActivityLevel = 0x1F; in iceland_populate_all_memory_levels()
1662 smu_data->smc_state_table.GraphicsBootLevel = 0; in iceland_populate_smc_boot_level()
1669 (uint32_t *)&(smu_data->smc_state_table.MemoryBootLevel)); in iceland_populate_smc_boot_level()
1672 smu_data->smc_state_table.MemoryBootLevel = 0; in iceland_populate_smc_boot_level()
1831 smu_data->smc_state_table.GraphicsBootLevel = level; in iceland_populate_smc_initial_state()
1841 smu_data->smc_state_table.MemoryBootLevel = level; in iceland_populate_smc_initial_state()
[all …]
A Dfiji_smumgr.h42 struct SMU73_Discrete_DpmTable smc_state_table; member
A Dpolaris10_smumgr.h57 SMU74_Discrete_DpmTable smc_state_table; member
A Diceland_smumgr.h62 struct SMU71_Discrete_DpmTable smc_state_table; member
A Dvegam_smumgr.h66 SMU75_Discrete_DpmTable smc_state_table; member
A Dtonga_smumgr.h66 struct SMU72_Discrete_DpmTable smc_state_table; member
A Dci_smumgr.h68 struct SMU7_Discrete_DpmTable smc_state_table; member
/linux/drivers/gpu/drm/amd/pm/powerplay/hwmgr/
A Dvega10_hwmgr.c3715 data->smc_state_table.gfx_max_level = in vega10_generate_dpm_level_enable_mask()
3719 data->smc_state_table.mem_max_level = in vega10_generate_dpm_level_enable_mask()
3723 data->smc_state_table.soc_max_level = in vega10_generate_dpm_level_enable_mask()
3732 for(i = data->smc_state_table.gfx_boot_level; i < data->smc_state_table.gfx_max_level; i++) in vega10_generate_dpm_level_enable_mask()
3736 for(i = data->smc_state_table.mem_boot_level; i < data->smc_state_table.mem_max_level; i++) in vega10_generate_dpm_level_enable_mask()
3739 for (i = data->smc_state_table.soc_boot_level; i < data->smc_state_table.soc_max_level; i++) in vega10_generate_dpm_level_enable_mask()
4097 data->smc_state_table.gfx_max_level = in vega10_force_dpm_highest()
4100 data->smc_state_table.mem_max_level = in vega10_force_dpm_highest()
4119 data->smc_state_table.gfx_max_level = in vega10_force_dpm_lowest()
4122 data->smc_state_table.mem_max_level = in vega10_force_dpm_lowest()
[all …]
A Dvega10_thermal.c511 PPTable_t *table = &(data->smc_state_table.pp_table); in vega10_thermal_setup_fan_table()
556 (uint8_t *)(&(data->smc_state_table.pp_table)), in vega10_thermal_setup_fan_table()
567 PPTable_t *table = &(data->smc_state_table.pp_table); in vega10_enable_mgpu_fan_boost()
581 (uint8_t *)(&(data->smc_state_table.pp_table)), in vega10_enable_mgpu_fan_boost()
A Dvega12_thermal.c254 PPTable_t *table = &(data->smc_state_table.pp_table); in vega12_thermal_setup_fan_table()
A Dvega20_hwmgr.c785 PPTable_t *pp_table = &(data->smc_state_table.pp_table); in vega20_init_smc_table()
836 PPTable_t *pp_table = &(data->smc_state_table.pp_table); in vega20_override_pcie_parameters()
1043 PPTable_t *pp_table = &(data->smc_state_table.pp_table); in vega20_od8_set_feature_capabilities()
1244 OverDriveTable_t *od_table = &(data->smc_state_table.overdrive_table); in vega20_od8_initialize_default_settings()
1345 od_table->FanMinimumPwm * data->smc_state_table.pp_table.FanMaximumRpm / 100; in vega20_od8_initialize_default_settings()
2940 Watermarks_t *table = &(data->smc_state_table.water_marks_table); in vega20_set_watermarks_for_clocks_ranges()
2963 &(data->smc_state_table.overdrive_table); in vega20_odn_edit_dpm_table()
3360 &(data->smc_state_table.overdrive_table); in vega20_print_clock_levels()
3361 PPTable_t *pptable = &(data->smc_state_table.pp_table); in vega20_print_clock_levels()
3643 Watermarks_t *wm_table = &(data->smc_state_table.water_marks_table); in vega20_display_configuration_changed_task()
[all …]
A Dvega20_thermal.c325 PPTable_t *table = &(data->smc_state_table.pp_table); in vega20_thermal_setup_fan_table()
A Dvega10_hwmgr.h381 struct vega10_smc_state_table smc_state_table; member
A Dvega12_hwmgr.h393 struct vega12_smc_state_table smc_state_table; member
A Dvega20_hwmgr.h522 struct vega20_smc_state_table smc_state_table; member
A Dvega12_hwmgr.c491 PPTable_t *pp_table = &(data->smc_state_table.pp_table); in vega12_override_pcie_parameters()
816 PPTable_t *pp_table = &(data->smc_state_table.pp_table); in vega12_init_smc_table()
1980 Watermarks_t *table = &(data->smc_state_table.water_marks_table); in vega12_set_watermarks_for_clocks_ranges()
2532 Watermarks_t *wm_table = &(data->smc_state_table.water_marks_table); in vega12_display_configuration_changed_task()
2747 PPTable_t *pp_table = &(data->smc_state_table.pp_table); in vega12_get_thermal_temperature_range()
A Dvega10_powertune.c1269 PPTable_t *table = &(data->smc_state_table.pp_table); in vega10_initialize_power_tune_defaults()
A Dsmu7_hwmgr.c5276 SMU74_Discrete_DpmTable *table = &(smu_data->smc_state_table); in smu7_set_watermarks_for_clocks_ranges()
/linux/drivers/gpu/drm/radeon/
A Dci_dpm.c2559 pi->smc_state_table.GraphicsBootLevel = level; in ci_populate_smc_initial_state()
2567 pi->smc_state_table.MemoryBootLevel = level; in ci_populate_smc_initial_state()
3256 &pi->smc_state_table.GraphicsLevel[i]); in ci_populate_all_graphic_levels()
3304 &pi->smc_state_table.MemoryLevel[i]); in ci_populate_all_memory_levels()
3313 pi->smc_state_table.MemoryLevel[1].MinVddc = in ci_populate_all_memory_levels()
3314 pi->smc_state_table.MemoryLevel[0].MinVddc; in ci_populate_all_memory_levels()
3598 (u32 *)&pi->smc_state_table.MemoryBootLevel); in ci_init_smc_table()
4048 pi->smc_state_table.UvdBootLevel = 0; in ci_update_uvd_dpm()
4050 pi->smc_state_table.UvdBootLevel = in ci_update_uvd_dpm()
4119 pi->smc_state_table.AcpBootLevel = 0;
[all …]
A Dci_dpm.h224 SMU7_Discrete_DpmTable smc_state_table; member

Completed in 120 milliseconds