| /linux/drivers/gpu/drm/amd/pm/inc/ |
| A D | smu_v13_0.h | 222 int smu_v13_0_get_dpm_ultimate_freq(struct smu_context *smu, enum smu_clk_type clk_type, 225 int smu_v13_0_set_soft_freq_limited_range(struct smu_context *smu, enum smu_clk_type clk_type, 229 enum smu_clk_type clk_type, 240 enum smu_clk_type clk_type, 245 enum smu_clk_type clk_type, 249 enum smu_clk_type clk_type, 253 enum smu_clk_type clk_type,
|
| A D | smu_v11_0.h | 264 int smu_v11_0_get_dpm_ultimate_freq(struct smu_context *smu, enum smu_clk_type clk_type, 267 int smu_v11_0_set_soft_freq_limited_range(struct smu_context *smu, enum smu_clk_type clk_type, 271 enum smu_clk_type clk_type, 282 enum smu_clk_type clk_type, 287 enum smu_clk_type clk_type, 291 enum smu_clk_type clk_type, 295 enum smu_clk_type clk_type,
|
| A D | amdgpu_smu.h | 611 int (*print_clk_levels)(struct smu_context *smu, enum smu_clk_type clk_type, char *buf); 619 int (*force_clk_levels)(struct smu_context *smu, enum smu_clk_type clk_type, uint32_t mask); 642 enum smu_clk_type clk_type, 1162 …int (*get_dpm_ultimate_freq)(struct smu_context *smu, enum smu_clk_type clk_type, uint32_t *min, u… 1168 …int (*set_soft_freq_limited_range)(struct smu_context *smu, enum smu_clk_type clk_type, uint32_t m… 1384 int smu_get_dpm_freq_range(struct smu_context *smu, enum smu_clk_type clk_type, 1387 int smu_set_soft_freq_range(struct smu_context *smu, enum smu_clk_type clk_type,
|
| A D | smu_v12_0.h | 58 int smu_v12_0_set_soft_freq_limited_range(struct smu_context *smu, enum smu_clk_type clk_type,
|
| A D | smu_types.h | 241 enum smu_clk_type { enum
|
| /linux/drivers/gpu/drm/amd/pm/swsmu/smu13/ |
| A D | yellow_carp_ppt.c | 679 enum smu_clk_type clk_type, in yellow_carp_get_current_clk_freq() 713 enum smu_clk_type clk_type, in yellow_carp_get_dpm_level_count() 742 enum smu_clk_type clk_type, in yellow_carp_get_dpm_freq_by_index() 786 enum smu_clk_type clk_type) in yellow_carp_clk_dpm_is_enabled() 815 enum smu_clk_type clk_type, in yellow_carp_get_dpm_ultimate_freq() 925 enum smu_clk_type clk_type, in yellow_carp_set_soft_freq_limited_range() 971 enum smu_clk_type clk_type, char *buf) in yellow_carp_print_clk_levels() 1044 enum smu_clk_type clk_type, uint32_t mask) in yellow_carp_force_clk_levels()
|
| A D | smu_v13_0.c | 811 enum smu_clk_type clock_select) in smu_v13_0_get_max_sustainable_clock() 1020 enum smu_clk_type clk_select = 0; in smu_v13_0_display_clock_voltage_request() 1489 int smu_v13_0_get_dpm_ultimate_freq(struct smu_context *smu, enum smu_clk_type clk_type, in smu_v13_0_get_dpm_ultimate_freq() 1549 enum smu_clk_type clk_type, in smu_v13_0_set_soft_freq_limited_range() 1593 enum smu_clk_type clk_type, in smu_v13_0_set_hard_freq_limited_range() 1753 enum smu_clk_type clk_type, in smu_v13_0_get_dpm_freq_by_index() 1791 enum smu_clk_type clk_type, in smu_v13_0_get_dpm_level_count() 1805 enum smu_clk_type clk_type, in smu_v13_0_set_single_dpm_table() 1843 enum smu_clk_type clk_type, in smu_v13_0_get_dpm_level_range()
|
| A D | aldebaran_ppt.c | 658 enum smu_clk_type clk_type, in aldebaran_get_current_clk_freq_by_table() 723 enum smu_clk_type type, char *buf) in aldebaran_print_clk_levels() 982 enum smu_clk_type type, uint32_t mask) in aldebaran_force_clk_levels() 1301 enum smu_clk_type clk_type, in aldebaran_set_soft_freq_limited_range()
|
| /linux/drivers/gpu/drm/amd/pm/swsmu/smu11/ |
| A D | vangogh_ppt.c | 577 enum smu_clk_type clk_type, char *buf) in vangogh_print_legacy_clk_levels() 678 enum smu_clk_type clk_type, char *buf) in vangogh_print_clk_levels() 805 enum smu_clk_type clk_type, char *buf) in vangogh_common_print_clk_levels() 880 enum smu_clk_type clk_type) in vangogh_clk_dpm_is_enabled() 912 enum smu_clk_type clk_type, in vangogh_get_dpm_ultimate_freq() 1114 enum smu_clk_type clk_type, in vangogh_set_soft_freq_limited_range() 1196 enum smu_clk_type clk_type, uint32_t mask) in vangogh_force_clk_levels() 1306 enum smu_clk_type clk_type; in vangogh_force_dpm_limit_value() 1308 enum smu_clk_type clks[] = { in vangogh_force_dpm_limit_value() 1334 enum smu_clk_type clk_type; in vangogh_unforce_dpm_levels() [all …]
|
| A D | smu_v11_0.c | 838 enum smu_clk_type clock_select) in smu_v11_0_get_max_sustainable_clock() 1102 enum smu_clk_type clk_select = 0; in smu_v11_0_display_clock_voltage_request() 1737 int smu_v11_0_get_dpm_ultimate_freq(struct smu_context *smu, enum smu_clk_type clk_type, in smu_v11_0_get_dpm_ultimate_freq() 1797 enum smu_clk_type clk_type, in smu_v11_0_set_soft_freq_limited_range() 1841 enum smu_clk_type clk_type, in smu_v11_0_set_hard_freq_limited_range() 1998 enum smu_clk_type clk_type, in smu_v11_0_get_dpm_freq_by_index() 2036 enum smu_clk_type clk_type, in smu_v11_0_get_dpm_level_count() 2046 enum smu_clk_type clk_type, in smu_v11_0_set_single_dpm_table() 2084 enum smu_clk_type clk_type, in smu_v11_0_get_dpm_level_range()
|
| A D | cyan_skillfish_ppt.c | 276 enum smu_clk_type clk_type, in cyan_skillfish_get_current_clk_freq() 307 enum smu_clk_type clk_type, in cyan_skillfish_print_clk_levels()
|
| A D | navi10_ppt.c | 1194 enum smu_clk_type clk_type, in navi10_get_current_clk_freq_by_table() 1234 static bool navi10_is_support_fine_grained_dpm(struct smu_context *smu, enum smu_clk_type clk_type) in navi10_is_support_fine_grained_dpm() 1265 enum smu_clk_type clk_type, char *buf) in navi10_print_clk_levels() 1454 enum smu_clk_type clk_type, uint32_t mask) in navi10_force_clk_levels() 1591 enum smu_clk_type clk_type, in navi10_get_clock_by_type_with_latency()
|
| A D | arcturus_ppt.c | 713 enum smu_clk_type clk_type, in arcturus_get_current_clk_freq_by_table() 778 enum smu_clk_type type, char *buf) in arcturus_print_clk_levels() 1020 enum smu_clk_type type, uint32_t mask) in arcturus_force_clk_levels()
|
| A D | sienna_cichlid_ppt.c | 912 enum smu_clk_type clk_type, in sienna_cichlid_get_current_clk_freq_by_table() 962 static bool sienna_cichlid_is_support_fine_grained_dpm(struct smu_context *smu, enum smu_clk_type c… in sienna_cichlid_is_support_fine_grained_dpm() 995 enum smu_clk_type clk_type, char *buf) in sienna_cichlid_print_clk_levels() 1171 enum smu_clk_type clk_type, uint32_t mask) in sienna_cichlid_force_clk_levels() 1866 enum smu_clk_type clk_type, in sienna_cichlid_get_dpm_ultimate_freq()
|
| /linux/drivers/gpu/drm/amd/pm/swsmu/smu12/ |
| A D | renoir_ppt.c | 193 static int renoir_get_dpm_clk_limited(struct smu_context *smu, enum smu_clk_type clk_type, in renoir_get_dpm_clk_limited() 272 enum smu_clk_type clk_type, in renoir_get_dpm_ultimate_freq() 486 enum smu_clk_type clk_type, char *buf) in renoir_print_clk_levels() 687 enum smu_clk_type clk_type; in renoir_force_dpm_limit_value() 689 enum smu_clk_type clks[] = { in renoir_force_dpm_limit_value() 714 enum smu_clk_type clk_type; in renoir_unforce_dpm_levels() 717 enum smu_clk_type clk_type; in renoir_unforce_dpm_levels() 788 enum smu_clk_type clk_type, uint32_t mask) in renoir_force_clk_levels()
|
| A D | smu_v12_0.c | 212 int smu_v12_0_set_soft_freq_limited_range(struct smu_context *smu, enum smu_clk_type clk_type, in smu_v12_0_set_soft_freq_limited_range()
|
| /linux/drivers/gpu/drm/amd/pm/swsmu/ |
| A D | smu_cmn.h | 54 enum smu_clk_type clk_type);
|
| A D | amdgpu_smu.c | 54 enum smu_clk_type clk_type, 117 enum smu_clk_type clk_type, in smu_set_soft_freq_range() 137 enum smu_clk_type clk_type, in smu_get_dpm_freq_range() 329 static void smu_set_user_clk_dependencies(struct smu_context *smu, enum smu_clk_type clk) in smu_set_user_clk_dependencies() 387 enum smu_clk_type clk_type; in smu_restore_dpm_user_profile() 1933 enum smu_clk_type clk_type, in smu_force_smuclk_levels() 1967 enum smu_clk_type clk_type; in smu_force_ppclk_levels() 2384 static int smu_print_smuclk_levels(struct smu_context *smu, enum smu_clk_type clk_type, char *buf) in smu_print_smuclk_levels() 2406 enum smu_clk_type clk_type; in smu_print_ppclk_levels() 2715 enum smu_clk_type clk_type; in smu_get_clock_by_type_with_latency()
|
| A D | smu_cmn.c | 506 enum smu_clk_type clk_type) in smu_cmn_clk_dpm_is_enabled()
|