Home
last modified time | relevance | path

Searched refs:t4 (Results 1 – 25 of 81) sorted by relevance

1234

/linux/arch/alpha/lib/
A Dev67-strrchr.S36 insbl a1, 1, t4 # U : 000000000000ch00
41 or t2, t4, a1 # E : 000000000000chch
48 sll a1, 48, t4 # U : chch000000000000
50 or t4, a1, a1 # E : chch00000000chch
56 mskqh t5, a0, t4 # E : Complete garbage mask
58 cmpbge zero, t4, t4 # E : bits set iff byte is garbage
61 andnot t1, t4, t1 # E : clear garbage from null test
62 andnot t3, t4, t3 # E : clear garbage from char test
84 negq t1, t4 # E : isolate first null byte match
85 and t1, t4, t4 # E :
[all …]
A Dstrrchr.S31 lda t4, -1 # .. e1 : build garbage mask
34 mskqh t4, a0, t4 # e0 :
37 cmpbge zero, t4, t4 # .. e1 : bits set iff byte is garbage
39 andnot t1, t4, t1 # .. e1 : clear garbage from null test
40 andnot t3, t4, t3 # e0 : clear garbage from char test
56 negq t1, t4 # e0 : isolate first null byte match
57 and t1, t4, t4 # e1 :
58 subq t4, 1, t5 # e0 : build a mask of the bytes up to...
59 or t4, t5, t4 # e1 : ... and including the null
61 and t3, t4, t3 # e0 : mask out char matches after null
A Dstrchr.S27 lda t4, -1 # .. e1 : build garbage mask
30 mskqh t4, a0, t4 # e0 :
33 cmpbge zero, t4, t4 # .. e1 : bits set iff byte is garbage
38 andnot t0, t4, t0 # e0 : clear garbage bits
58 and t0, 0xaa, t4 # e0 :
61 cmovne t4, 1, t4 # .. e1 :
63 addq v0, t4, v0 # .. e1 :
A Dev67-strchr.S40 lda t4, -1 # E : build garbage mask
42 mskqh t4, a0, t4 # U : only want relevant part of first quad
50 cmpbge zero, t4, t4 # E : bits set iff byte is garbage
58 andnot t0, t4, t0 # E : clear garbage bits
A Dstxcpy.S136 extqh t2, a1, t4 # e0 :
138 or t1, t4, t1 # .. e1 :
238 and a0, 7, t4 # .. e1 : find dest misalignment
246 beq t4, 1f # .. e1 :
251 subq a1, t4, a1 # .. e1 : sub dest misalignment from src addr
256 cmplt t4, t5, t12 # e0 :
A Dstxncpy.S161 extqh t2, a1, t4 # e0 :
162 or t1, t4, t1 # e1 : first aligned src word complete
295 and a0, 7, t4 # .. e1 : find dest misalignment
303 beq t4, 1f # .. e1 :
307 subq a1, t4, a1 # .. e1 : sub dest misalignment from src addr
312 1: cmplt t4, t5, t12 # e1 :
333 mskqh t1, t4, t1 # e0 :
/linux/arch/arm64/crypto/
A Dcrct10dif-ce-core.S84 t4 .req v18
140 pmull t4.8h, t4.8b, fold_consts.8b // F = A1*B
154 pmull2 t4.8h, t4.16b, fold_consts.16b // F = A1*B
162 0: eor t4.16b, t4.16b, t8.16b // L = E + F
166 uzp1 t8.2d, t4.2d, t5.2d
167 uzp2 t4.2d, t4.2d, t5.2d
174 and t4.16b, t4.16b, k32_48.16b
184 zip2 t5.2d, t8.2d, t4.2d
185 zip1 t4.2d, t8.2d, t4.2d
189 ext t4.16b, t4.16b, t4.16b, #15
[all …]
/linux/arch/x86/crypto/
A Dcamellia-aesni-avx2-asm_64.S75 vpshufb t4, x0, x0; \
76 vpshufb t4, x7, x7; \
77 vpshufb t4, x3, x3; \
78 vpshufb t4, x6, x6; \
79 vpshufb t4, x2, x2; \
80 vpshufb t4, x5, x5; \
81 vpshufb t4, x1, x1; \
82 vpshufb t4, x4, x4; \
99 vpxor t4##_x, t4##_x, t4##_x; \
169 vpshufb t7, t4, t4; \
[all …]
A Dcamellia-aesni-avx-asm_64.S61 vpshufb t4, x0, x0; \
62 vpshufb t4, x7, x7; \
63 vpshufb t4, x1, x1; \
64 vpshufb t4, x4, x4; \
65 vpshufb t4, x2, x2; \
66 vpshufb t4, x5, x5; \
67 vpshufb t4, x3, x3; \
68 vpshufb t4, x6, x6; \
81 vpxor t4, t4, t4; \
127 vpshufb t6, t4, t4; \
[all …]
/linux/arch/ia64/lib/
A Dmemcpy.S36 # define t4 r22 macro
190 sub t4=r0,dst // t4 = -dst
194 shl t4=t4,3 // t4 = 8*(dst & 7)
202 mov pr=t4,0x38 // (p5,p4,p3)=(dst & 7)
225 mov t4=ip
228 adds t4=.memcpy_loops-1b,t4
243 add t4=t0,t4
255 mov b6=t4
A Dcopy_page_mck.S80 #define t4 r20 macro
85 #define t10 t4 // alias!
144 (p[D]) ld8 t4 = [src1], 3*8 // M1
156 (p[D]) st8 [dst1] = t4, 3*8
A Dcopy_page.S44 .rotr t1[PIPE_DEPTH], t2[PIPE_DEPTH], t3[PIPE_DEPTH], t4[PIPE_DEPTH], \
79 (p[0]) ld8 t4[0]=[src2],16
80 (EPI) st8 [tgt2]=t4[PIPE_DEPTH-1],16
/linux/arch/arm/crypto/
A Dsha256-armv4.pl51 $inp="r1"; $t4="r1";
144 @ ldr $t4,[sp,#`($i+14)%16`*4]
147 mov $t2,$t4,ror#$sigma1[0]
149 eor $t2,$t2,$t4,ror#$sigma1[1]
153 ldr $t4,[sp,#`($i+9)%16`*4]
159 add $t1,$t1,$t4 @ X[i]
293 my $Xfer=$t4;
549 ldr $t4,[$t1,#12]
556 add $D,$D,$t4
557 ldr $t4,[$t1,#28]
[all …]
A Daes-cipher-core.S42 .macro __hround, out0, out1, in0, in1, in2, in3, t3, t4, enc, sz, op, oldcpsr
65 __select \t4, \in0, 3
68 __select \t4, \in2, 3
72 __load \t4, \t4, 3, \sz, \op
87 eor \out1, \out1, \t4, ror #8
/linux/arch/riscv/lib/
A Dmemmove.S19 li t4, 1
36 li t4, -1
56 add a1, a1, t4
57 add a0, a0, t4
A Duaccess.S86 fixup REG_L t4, 7*SZREG(a1), 10f
94 fixup REG_S t4, 7*SZREG(a0), 10f
129 sub t4, a5, t3
146 sll a2, a5, t4
/linux/lib/zlib_dfltcc/
A Ddfltcc_util.h38 const Byte *t4 = op2 ? *op2 : NULL; in dfltcc() local
44 register const Byte *r4 __asm__("r4") = t4; in dfltcc()
60 t2 = r2; t3 = r3; t4 = r4; t5 = r5; in dfltcc()
67 *op2 = t4; in dfltcc()
/linux/arch/s390/include/asm/
A Dsyscall_wrapper.h12 #define SYSCALL_PT_ARG6(regs, m, t1, t2, t3, t4, t5, t6)\ argument
13 SYSCALL_PT_ARG5(regs, m, t1, t2, t3, t4, t5), \
16 #define SYSCALL_PT_ARG5(regs, m, t1, t2, t3, t4, t5) \ argument
17 SYSCALL_PT_ARG4(regs, m, t1, t2, t3, t4), \
20 #define SYSCALL_PT_ARG4(regs, m, t1, t2, t3, t4) \ argument
22 m(t4, (regs->gprs[5]))
A Dstacktrace.h105 #define CALL_LARGS_4(t1, a1, t2, a2, t3, a3, t4, a4) \ argument
107 long arg4 = (long)(t4)(a4)
108 #define CALL_LARGS_5(t1, a1, t2, a2, t3, a3, t4, a4, t5, a5) \ argument
109 CALL_LARGS_4(t1, a1, t2, a2, t3, a3, t4, a4); \
/linux/arch/mips/lib/
A Dcsum_partial.S33 #define t4 $12 macro
193 CSUM_BIGCHUNK(src, 0x00, sum, t0, t1, t3, t4)
194 CSUM_BIGCHUNK(src, 0x20, sum, t0, t1, t3, t4)
195 CSUM_BIGCHUNK(src, 0x40, sum, t0, t1, t3, t4)
196 CSUM_BIGCHUNK(src, 0x60, sum, t0, t1, t3, t4)
476 LOAD(t4, UNIT(4)(src))
490 STORE(t4, UNIT(4)(dst))
491 ADDC(t4, t5)
493 ADDC(sum, t4)
593 SLL t4, t1, 3 # t4 = number of bits to discard
[all …]
/linux/arch/riscv/kvm/
A Dvcpu_switch.S64 la t4, __kvm_switch_return
65 csrrw t4, CSR_STVEC, t4
66 REG_S t4, (KVM_ARCH_HOST_STVEC)(a0)
100 REG_L t4, (KVM_ARCH_GUEST_T4)(a0)
144 REG_S t4, (KVM_ARCH_GUEST_T4)(a0)
167 REG_L t4, (KVM_ARCH_HOST_HSTATUS)(a0)
168 csrrw t4, CSR_HSTATUS, t4
169 REG_S t4, (KVM_ARCH_GUEST_HSTATUS)(a0)
/linux/arch/riscv/kernel/
A Dcrash_save_regs.S42 REG_S t4, PT_T4(a0) /* x29 */
49 csrr t4, CSR_CAUSE
54 REG_S t4, PT_CAUSE(a0)
A Dmcount.S82 la t4, ftrace_stub
86 bne t1, t4, do_ftrace_graph_caller
95 bne t5, t4, do_trace
/linux/scripts/
A Dmakelst27 t4=`field 1 $t3`
29 t6=`printf "%lu" $((0x$t4 - 0x$t5))`
/linux/arch/sparc/lib/
A Dblockops.S28 #define MIRROR_BLOCK(dst, src, offset, t0, t1, t2, t3, t4, t5, t6, t7) \ argument
31 ldd [src + offset + 0x08], t4; \
35 std t4, [dst + offset + 0x08]; \

Completed in 46 milliseconds

1234