Home
last modified time | relevance | path

Searched refs:timers (Results 1 – 25 of 3061) sorted by relevance

12345678910>>...123

/linux/arch/powerpc/sysdev/
A Dfsl_gtm.c72 struct gtm_timer timers[4]; member
96 if (!gtm->timers[i].requested) { in gtm_get_timer16()
99 return &gtm->timers[i]; in gtm_get_timer16()
132 if (gtm->timers[timer].requested) in gtm_get_specific_timer16()
135 ret = &gtm->timers[timer]; in gtm_get_specific_timer16()
169 int num = tmr - &gtm->timers[0]; in gtm_set_ref_timer16()
305 int num = tmr - &gtm->timers[0]; in gtm_stop_timer16()
342 timers[0].gtcfr = &regs->gtcfr1; in gtm_set_shortcuts()
343 timers[0].gtmdr = &regs->gtmdr1; in gtm_set_shortcuts()
410 gtm->timers[i].irq = irq; in fsl_gtm_init()
[all …]
/linux/drivers/staging/media/atomisp/pci/
A Dgp_timer_defs.h24 #define HIVE_GP_TIMER_VALUE_REG_IDX(timer, timers) (HIVE_GP_TIMER_ENABLE_REG_IDX(time… argument
25 …efine HIVE_GP_TIMER_COUNT_TYPE_REG_IDX(timer, timers) (HIVE_GP_TIMER_VALUE_REG_IDX(timers… argument
26 …e HIVE_GP_TIMER_SIGNAL_SELECT_REG_IDX(timer, timers) (HIVE_GP_TIMER_COUNT_TYPE_REG_IDX(timer… argument
27 …HIVE_GP_TIMER_IRQ_TRIGGER_VALUE_REG_IDX(irq, timers) (HIVE_GP_TIMER_SIGNAL_SELECT_REG_IDX(time… argument
28 …IVE_GP_TIMER_IRQ_TIMER_SELECT_REG_IDX(irq, timers, irqs) (HIVE_GP_TIMER_IRQ_TRIGGER_VALUE_REG_IDX(… argument
29 …e HIVE_GP_TIMER_IRQ_ENABLE_REG_IDX(irq, timers, irqs) (HIVE_GP_TIMER_IRQ_TIMER_SELECT_REG_ID… argument
/linux/Documentation/devicetree/bindings/timer/
A Dmediatek,mtk-timer.txt4 MediaTek SoCs have two different timers on different platforms,
13 * "mediatek,mt2701-timer" for MT2701 compatible timers (GPT)
14 * "mediatek,mt6580-timer" for MT6580 compatible timers (GPT)
15 * "mediatek,mt6589-timer" for MT6589 compatible timers (GPT)
16 * "mediatek,mt7623-timer" for MT7623 compatible timers (GPT)
17 * "mediatek,mt8127-timer" for MT8127 compatible timers (GPT)
18 * "mediatek,mt8135-timer" for MT8135 compatible timers (GPT)
19 * "mediatek,mt8173-timer" for MT8173 compatible timers (GPT)
20 * "mediatek,mt8516-timer" for MT8516 compatible timers (GPT)
24 * "mediatek,mt8183-timer" for MT8183 compatible timers (SYST)
[all …]
A Dandestech,atcpit100-timer.txt6 This timer is a set of compact multi-function timers, which can be
7 used as pulse width modulators (PWM) as well as simple timers.
12 Two 16-bit timers
13 Four 8-bit timers
A Dsamsung,exynos4210-mct.yaml14 global timer and CPU local timers. The global timer is a 64-bit free running
16 four preset counter values. The CPU local timers are 32-bit free running
52 For MCT block that uses a per-processor interrupt for local timers, such
54 interrupt might be specified, meaning that all local timers use the same
70 // In this example, the IP contains two local timers, using separate
111 // In this example, the IP contains four local timers, but using
131 // In this example, the IP contains four local timers, but using
A Dti,davinci-timer.txt5 timer, dual general-purpose 32-bit timers. When configured as dual 32-bit
6 timers, each half can operate in conjunction (chain mode) or independently
12 Also see ../watchdog/davinci-wdt.txt for timers that are configurable as
13 watchdog timers.
A Dspreadtrum,sprd-timer.txt1 Spreadtrum timers
3 The Spreadtrum SC9860 platform provides 3 general-purpose timers.
4 These timers can support 32bit or 64bit counter, as well as supporting
/linux/drivers/clocksource/
A Dbcm_kona_timer.c42 static struct kona_bcm_timers timers; variable
118 ret = kona_timer_get_counter(timers.tmr_regs, &msw, &lsw); in kona_timer_set_next_event()
123 writel(lsw + clc, timers.tmr_regs + KONA_GPTIMER_STCM0_OFFSET); in kona_timer_set_next_event()
126 reg = readl(timers.tmr_regs + KONA_GPTIMER_STCS_OFFSET); in kona_timer_set_next_event()
128 writel(reg, timers.tmr_regs + KONA_GPTIMER_STCS_OFFSET); in kona_timer_set_next_event()
135 kona_timer_disable_and_clear(timers.tmr_regs); in kona_timer_shutdown()
158 kona_timer_disable_and_clear(timers.tmr_regs); in kona_timer_interrupt()
181 timers.tmr_irq = irq_of_parse_and_map(node, 0); in kona_timer_init()
184 timers.tmr_regs = of_iomap(node, 0); in kona_timer_init()
186 kona_timer_disable_and_clear(timers.tmr_regs); in kona_timer_init()
[all …]
A Dtimer-probe.c21 unsigned timers = 0; in timer_probe() local
38 timers++; in timer_probe()
41 timers += acpi_probe_device_table(timer); in timer_probe()
43 if (!timers) in timer_probe()
A Dingenic-timer.c47 struct ingenic_tcu_timer timers[]; member
70 return container_of(timer, struct ingenic_tcu, timers[timer->cpu]); in to_ingenic_tcu()
144 struct ingenic_tcu_timer *timer = &tcu->timers[cpu]; in ingenic_tcu_setup_cevt()
290 tcu = kzalloc(struct_size(tcu, timers, num_possible_cpus()), in ingenic_tcu_init()
318 timer = &tcu->timers[cpu]; in ingenic_tcu_init()
381 clk_disable(tcu->timers[cpu].clk); in ingenic_tcu_suspend()
393 ret = clk_enable(tcu->timers[cpu].clk); in ingenic_tcu_resume()
406 clk_disable(tcu->timers[cpu - 1].clk); in ingenic_tcu_resume()
/linux/drivers/remoteproc/
A Domap_remoteproc.c276 struct omap_rproc_timer *timers = oproc->timers; in omap_rproc_watchdog_isr() local
282 if (timers[i].irq > 0 && irq == timers[i].irq) { in omap_rproc_watchdog_isr()
320 struct omap_rproc_timer *timers = oproc->timers; in omap_rproc_enable_timers() local
372 timers[i].irq = -1; in omap_rproc_enable_timers()
383 timers[i].irq = omap_rproc_get_timer_irq(&timers[i]); in omap_rproc_enable_timers()
400 timers[i].irq = -1; in omap_rproc_enable_timers()
432 timers[i].odt = NULL; in omap_rproc_enable_timers()
434 timers[i].irq = -1; in omap_rproc_enable_timers()
456 struct omap_rproc_timer *timers = oproc->timers; in omap_rproc_disable_timers() local
470 timers[i].irq = -1; in omap_rproc_disable_timers()
[all …]
/linux/arch/arm/boot/dts/
A Ddra7-ipu-dsp-common.dtsi25 ti,timers = <&timer3>;
26 ti,watchdog-timers = <&timer4>, <&timer9>;
31 ti,timers = <&timer11>;
32 ti,watchdog-timers = <&timer7>, <&timer8>;
37 ti,timers = <&timer5>;
38 ti,watchdog-timers = <&timer10>;
A Dstm32f746.dtsi86 timers2: timers@40000000 {
116 timers3: timers@40000400 {
146 timers4: timers@40000800 {
175 timers5: timers@40000c00 {
205 timers6: timers@40001000 {
229 timers7: timers@40001400 {
245 timers12: timers@40001800 {
267 timers13: timers@40001c00 {
412 timers1: timers@40010000 {
434 timers8: timers@40010400 {
[all …]
A Dstm32f429.dtsi104 timers2: timers@40000000 {
134 timers3: timers@40000400 {
164 timers4: timers@40000800 {
193 timers5: timers@40000c00 {
223 timers6: timers@40001000 {
247 timers7: timers@40001400 {
263 timers12: timers@40001800 {
285 timers13: timers@40001c00 {
299 timers14: timers@40002000 {
453 timers1: timers@40010000 {
[all …]
/linux/Documentation/timers/
A Dhrtimers.rst2 hrtimers - subsystem for high-resolution kernel timers
5 This patch introduces a new subsystem for high-resolution kernel timers.
8 (kernel/timers.c), why do we need two timer subsystems? After a lot of
20 mess. The timers.c code is very "tightly coded" around jiffies and
27 high-res timers.
38 the required readjusting of absolute CLOCK_REALTIME timers at
41 timers.
97 queued timers, without having to walk the rbtree.
107 CLOCK_REALTIME timers along with complex locking. In case of
114 of posix-timers simpler in general.
[all …]
A Dhpet.rst12 also called "timers", which can be misleading since usually timers are
19 mode where the first two comparators block interrupts from 8254 timers
30 file:samples/timers/hpet_example.c
/linux/Documentation/devicetree/bindings/pwm/
A Dpwm-omap-dmtimer.txt1 * OMAP PWM for dual-mode timers
5 - ti,timers: phandle to PWM capable OMAP timer. See timer/ti,timer.txt for info
6 about these timers.
11 - ti,prescaler: Should be a value between 0 and 7, see the timers datasheet
20 ti,timers = <&timer9>;
A Dpwm-samsung.yaml7 title: Samsung SoC PWM timers
15 and clock event timers, as well as to drive SoC outputs with PWM signal. Each
40 - "timers" - PWM base clock used to generate PWM signals,
49 - const: timers
51 - const: timers
54 - const: timers
57 - const: timers
118 clock-names = "timers";
/linux/Documentation/devicetree/bindings/remoteproc/
A Dti,omap-remoteproc.yaml37 'timers', 'watchdog-timers' etc.
141 ti,timers:
149 to reserve specific timers to be dedicated to the
155 timers used in the firmware image.
157 ti,watchdog-timers:
166 timers used in the firmware image.
243 ti,timers = <&timer5>;
244 ti,watchdog-timers = <&timer6>;
280 ti,timers = <&timer3>, <&timer4>;
320 ti,timers = <&timer5>;
[all …]
/linux/include/kvm/
A Darm_arch_timer.h54 struct arch_timer_context timers[NR_KVM_TIMERS]; member
91 #define vcpu_get_timer(v,t) (&vcpu_timer(v)->timers[(t)])
92 #define vcpu_vtimer(v) (&(v)->arch.timer_cpu.timers[TIMER_VTIMER])
93 #define vcpu_ptimer(v) (&(v)->arch.timer_cpu.timers[TIMER_PTIMER])
95 #define arch_timer_ctx_index(ctx) ((ctx) - vcpu_timer((ctx)->vcpu)->timers)
/linux/Documentation/devicetree/bindings/mips/brcm/
A Dsoc.txt148 timers that can be used.
153 "brcm,bcm7425-timers"
154 "brcm,bcm7429-timers"
155 "brcm,bcm7435-timers" and
156 "brcm,brcmstb-timers"
157 - reg : the timers register range
162 timers: timer@4067c0 {
163 compatible = "brcm,bcm7425-timers", "brcm,brcmstb-timers";
/linux/Documentation/devicetree/bindings/mfd/
A Dst,stm32-timers.yaml4 $id: http://devicetree.org/schemas/mfd/st,stm32-timers.yaml#
11 - advanced-control timers consist of a 16-bit auto-reload counter driven
14 - general-purpose timers consist of a 16-bit or 32-bit auto-reload counter
16 - basic timers consist of a 16-bit auto-reload counter driven by a
24 const: st,stm32-timers
134 compatible = "st,stm32-timers";
/linux/Documentation/devicetree/bindings/powerpc/fsl/
A Dmpic-timer.txt1 * Freescale MPIC timers
12 all timers within the group can be used.
16 interrupts that correspond to available timers shall be present.
24 /* Another AMP partition is using timers 0 and 1 */
/linux/arch/x86/platform/intel-mid/
A Dintel-mid.c52 x86_init.timers.setup_percpu_clockev = setup_boot_APIC_clock; in intel_mid_time_init()
97 x86_init.timers.timer_init = intel_mid_time_init; in x86_intel_mid_early_setup()
98 x86_init.timers.setup_percpu_clockev = x86_init_noop; in x86_intel_mid_early_setup()
/linux/tools/testing/selftests/bpf/progs/
A Dtest_helper_restricted.c19 } timers SEC(".maps");
38 timer = bpf_map_lookup_elem(&timers, &key); in timer_work()
40 bpf_timer_init(&timer->t, &timers, CLOCK_MONOTONIC); in timer_work()

Completed in 37 milliseconds

12345678910>>...123