Searched refs:vdd_dep_on_mclk (Results 1 – 12 of 12) sorted by relevance
/linux/drivers/gpu/drm/amd/pm/powerplay/hwmgr/ |
A D | process_pptables_v1_0.c | 819 pp_table_information->vdd_dep_on_mclk = NULL; in init_clock_voltage_dependency() 838 &pp_table_information->vdd_dep_on_mclk, mclk_dep_table); in init_clock_voltage_dependency() 857 if (result == 0 && (NULL != pp_table_information->vdd_dep_on_mclk) in init_clock_voltage_dependency() 858 && (0 != pp_table_information->vdd_dep_on_mclk->count)) in init_clock_voltage_dependency() 860 pp_table_information->vdd_dep_on_mclk); in init_clock_voltage_dependency() 1198 kfree(pp_table_information->vdd_dep_on_mclk); in pp_tables_v1_0_uninitialize() 1199 pp_table_information->vdd_dep_on_mclk = NULL; in pp_tables_v1_0_uninitialize()
|
A D | vega10_processpptables.c | 927 pp_table_info->vdd_dep_on_mclk = NULL; in init_powerplay_extended_tables() 980 &pp_table_info->vdd_dep_on_mclk, in init_powerplay_extended_tables() 1024 pp_table_info->vdd_dep_on_mclk && in init_powerplay_extended_tables() 1025 pp_table_info->vdd_dep_on_mclk->count) in init_powerplay_extended_tables() 1028 pp_table_info->vdd_dep_on_mclk); in init_powerplay_extended_tables() 1205 kfree(pp_table_info->vdd_dep_on_mclk); in vega10_pp_tables_uninitialize() 1206 pp_table_info->vdd_dep_on_mclk = NULL; in vega10_pp_tables_uninitialize()
|
A D | vega10_hwmgr.c | 333 dep_table[1] = table_info->vdd_dep_on_mclk; in vega10_odn_initial_default_setting() 669 table_info->vdd_dep_on_mclk; in vega10_patch_voltage_dependency_tables_with_lookup_table() 774 table_info->vdd_dep_on_mclk; in vega10_set_private_data_based_on_pptable() 1170 table_info->vdd_dep_on_mclk, in vega10_construct_voltage_tables() 1179 table_info->vdd_dep_on_mclk, in vega10_construct_voltage_tables() 1310 table_info->vdd_dep_on_mclk; in vega10_setup_default_dpm_tables() 1825 &data->odn_dpm_table.vdd_dep_on_mclk; in vega10_populate_single_memory_level() 1827 dep_on_mclk = table_info->vdd_dep_on_mclk; in vega10_populate_single_memory_level() 2523 dep_table = table_info->vdd_dep_on_mclk; in vega10_check_dpm_table_updated() 4376 table_info->vdd_dep_on_mclk; in vega10_get_memclocks() [all …]
|
A D | smu10_hwmgr.h | 202 struct smu10_voltage_dependency_table *vdd_dep_on_mclk; member
|
A D | smu7_hwmgr.c | 335 table_info->vdd_dep_on_mclk); in smu7_construct_voltage_tables() 355 table_info->vdd_dep_on_mclk); in smu7_construct_voltage_tables() 882 dep_mclk_table = table_info->vdd_dep_on_mclk; in smu7_setup_dpm_tables_v1() 949 dep_mclk_table = table_info->vdd_dep_on_mclk; in smu7_odn_initial_default_setting() 1036 dep_table = table_info->vdd_dep_on_mclk; in smu7_check_dpm_table_updated() 2160 table_info->vdd_dep_on_mclk; in smu7_patch_voltage_dependency_tables_with_lookup_table() 2404 table_info->vdd_dep_on_mclk; in smu7_set_private_data_based_on_pptable_v1() 2452 dep_mclk_table = table_info->vdd_dep_on_mclk; in smu7_patch_voltage_workaround() 3658 table_info->vdd_dep_on_mclk; in smu7_get_pp_table_entry_v1() 5220 table_info->vdd_dep_on_mclk; in smu7_get_mclks_with_latency() [all …]
|
A D | vega10_hwmgr.h | 296 struct vega10_odn_clock_voltage_dependency_table vdd_dep_on_mclk; member
|
A D | smu10_hwmgr.c | 505 smu10_get_clock_voltage_dependency_table(hwmgr, &pinfo->vdd_dep_on_mclk, in smu10_populate_clock_table() 1167 pclk_vol_table = pinfo->vdd_dep_on_mclk; in smu10_get_clock_by_type_with_latency() 1223 pclk_vol_table = pinfo->vdd_dep_on_mclk; in smu10_get_clock_by_type_with_voltage()
|
/linux/drivers/gpu/drm/amd/pm/powerplay/smumgr/ |
A D | vegam_smumgr.c | 992 if (table_info->vdd_dep_on_mclk) { in vegam_populate_single_memory_level() 994 table_info->vdd_dep_on_mclk, clock, in vegam_populate_single_memory_level() 1096 for (i = 0; i < table_info->vdd_dep_on_mclk->count; i++) { in vegam_populate_mvdd_value() 1097 if (mclk <= table_info->vdd_dep_on_mclk->entries[i].clk) { in vegam_populate_mvdd_value() 1102 PP_ASSERT_WITH_CODE(i < table_info->vdd_dep_on_mclk->count, in vegam_populate_mvdd_value() 1166 table_info->vdd_dep_on_mclk, in vegam_populate_smc_acpi_level() 1420 count = (uint8_t)(table_info->vdd_dep_on_mclk->count); in vegam_populate_smc_initial_state() 1422 if (table_info->vdd_dep_on_mclk->entries[level].clk >= in vegam_populate_smc_initial_state()
|
A D | fiji_smumgr.c | 1174 vdd_dep_table = table_info->vdd_dep_on_mclk; in fiji_populate_single_memory_level() 1281 for (i = 0; i < table_info->vdd_dep_on_mclk->count; i++) { in fiji_populate_mvdd_value() 1282 if (mclk <= table_info->vdd_dep_on_mclk->entries[i].clk) { in fiji_populate_mvdd_value() 1287 PP_ASSERT_WITH_CODE(i < table_info->vdd_dep_on_mclk->count, in fiji_populate_mvdd_value() 1376 table_info->vdd_dep_on_mclk, in fiji_populate_smc_acpi_level() 1648 count = (uint8_t)(table_info->vdd_dep_on_mclk->count); in fiji_populate_smc_initailial_state() 1650 if (table_info->vdd_dep_on_mclk->entries[level].clk >= in fiji_populate_smc_initailial_state()
|
A D | polaris10_smumgr.c | 1167 vdd_dep_table = table_info->vdd_dep_on_mclk; in polaris10_populate_single_memory_level() 1262 for (i = 0; i < table_info->vdd_dep_on_mclk->count; i++) { in polaris10_populate_mvdd_value() 1263 if (mclk <= table_info->vdd_dep_on_mclk->entries[i].clk) { in polaris10_populate_mvdd_value() 1268 PP_ASSERT_WITH_CODE(i < table_info->vdd_dep_on_mclk->count, in polaris10_populate_mvdd_value() 1329 table_info->vdd_dep_on_mclk, in polaris10_populate_smc_acpi_level() 1635 count = (uint8_t)(table_info->vdd_dep_on_mclk->count); in polaris10_populate_smc_initailial_state() 1637 if (table_info->vdd_dep_on_mclk->entries[level].clk >= in polaris10_populate_smc_initailial_state()
|
A D | tonga_smumgr.c | 980 vdd_dep_table = pptable_info->vdd_dep_on_mclk; in tonga_populate_single_memory_level() 1153 for (i = 0; i < table_info->vdd_dep_on_mclk->count; i++) { in tonga_populate_mvdd_value() 1154 if (mclk <= table_info->vdd_dep_on_mclk->entries[i].clk) { in tonga_populate_mvdd_value() 1162 PP_ASSERT_WITH_CODE(i < table_info->vdd_dep_on_mclk->count, in tonga_populate_mvdd_value()
|
/linux/drivers/gpu/drm/amd/pm/inc/ |
A D | hwmgr.h | 537 struct phm_ppt_v1_clock_voltage_dependency_table *vdd_dep_on_mclk; member 566 struct phm_ppt_v1_clock_voltage_dependency_table *vdd_dep_on_mclk; member
|
Completed in 60 milliseconds