Home
last modified time | relevance | path

Searched refs:vready_offset (Results 1 – 25 of 25) sorted by relevance

/linux/drivers/gpu/drm/amd/display/dc/dcn10/
A Ddcn10_optc.c62 int vready_offset, in optc1_program_global_sync() argument
69 optc1->vready_offset = vready_offset; in optc1_program_global_sync()
87 VREADY_OFFSET, optc1->vready_offset); in optc1_program_global_sync()
158 int vready_offset, in optc1_program_timing() argument
178 optc1->vready_offset = vready_offset; in optc1_program_timing()
286 vready_offset, in optc1_program_timing()
A Ddcn10_optc.h555 int vready_offset; member
598 int vready_offset,
618 int vready_offset,
A Ddcn10_hubp.c131 if ((pipe_dest->vstartup_start - 2*(pipe_dest->vready_offset+pipe_dest->vupdate_width in hubp1_vready_workaround()
A Ddcn10_hw_sequencer.c906 pipe_ctx->pipe_dlg_param.vready_offset, in dcn10_enable_stream_timing()
2841 pipe_ctx->pipe_dlg_param.vready_offset, in dcn10_program_pipe()
/linux/drivers/gpu/drm/amd/display/dc/inc/hw/
A Dtiming_generator.h159 int vready_offset,
243 int vready_offset,
/linux/drivers/gpu/drm/amd/display/dc/dml/dcn20/
A Ddisplay_rq_dlg_calc_20.c866 unsigned int vready_offset; in dml20_rq_dlg_get_dlg_params() local
1014 vready_offset = dst->vready_offset; in dml20_rq_dlg_get_dlg_params()
1039 - (double) (vready_offset + vupdate_width + vupdate_offset) / htotal in dml20_rq_dlg_get_dlg_params()
1046 - (double) (vready_offset + vupdate_width + vupdate_offset) / htotal in dml20_rq_dlg_get_dlg_params()
A Ddisplay_rq_dlg_calc_20v2.c866 unsigned int vready_offset; in dml20v2_rq_dlg_get_dlg_params() local
1015 vready_offset = dst->vready_offset; in dml20v2_rq_dlg_get_dlg_params()
1040 - (double) (vready_offset + vupdate_width + vupdate_offset) / htotal in dml20v2_rq_dlg_get_dlg_params()
1047 - (double) (vready_offset + vupdate_width + vupdate_offset) / htotal in dml20v2_rq_dlg_get_dlg_params()
/linux/drivers/gpu/drm/amd/display/dc/dce110/
A Ddce110_timing_generator.h260 int vready_offset,
A Ddce110_timing_generator_v.c437 int vready_offset, in dce110_timing_generator_v_program_timing() argument
A Ddce110_timing_generator.c1954 int vready_offset, in dce110_tg_program_timing() argument
/linux/drivers/gpu/drm/amd/display/dc/dce80/
A Ddce80_timing_generator.c110 int vready_offset, in program_timing() argument
/linux/drivers/gpu/drm/amd/display/dc/dml/dcn21/
A Ddisplay_rq_dlg_calc_21.c912 unsigned int vready_offset; in dml_rq_dlg_get_dlg_params() local
1054 vready_offset = dst->vready_offset; in dml_rq_dlg_get_dlg_params()
1079 - (double) (vready_offset + vupdate_width + vupdate_offset) / htotal in dml_rq_dlg_get_dlg_params()
1086 - (double) (vready_offset + vupdate_width + vupdate_offset) / htotal in dml_rq_dlg_get_dlg_params()
/linux/drivers/gpu/drm/amd/display/dc/dml/
A Ddml1_display_rq_dlg_calc.c1063 unsigned int vready_offset; in dml1_rq_dlg_get_dlg_params() local
1245 vready_offset = e2e_pipe_param->pipe.dest.vready_offset; in dml1_rq_dlg_get_dlg_params()
1314 line_setup = (double) (vupdate_offset + vupdate_width + vready_offset) / (double) htotal; in dml1_rq_dlg_get_dlg_params()
1341 DTRACE("DLG: %s: vready_offset = %d", __func__, vready_offset); in dml1_rq_dlg_get_dlg_params()
A Ddisplay_mode_structs.h354 unsigned int vready_offset; member
A Ddisplay_mode_lib.c212 dml_print("DML PARAMS: vready_offset = %d\n", pipe_dest->vready_offset); in dml_log_pipe_params()
A Ddisplay_mode_vba.h108 dml_get_pipe_attr_decl(vready_offset);
A Ddisplay_mode_vba.c163 dml_get_pipe_attr_func(vready_offset, mode_lib->vba.VReadyOffsetPix);
/linux/drivers/gpu/drm/amd/display/dc/dce60/
A Ddce60_timing_generator.c110 int vready_offset, in program_timing() argument
/linux/drivers/gpu/drm/amd/display/dc/dml/dcn30/
A Ddisplay_rq_dlg_calc_30.c1066 unsigned int vready_offset = 0; in dml_rq_dlg_get_dlg_params() local
1203 vready_offset = dst->vready_offset; in dml_rq_dlg_get_dlg_params()
1228 - (double)(vready_offset + vupdate_width + vupdate_offset) / htotal in dml_rq_dlg_get_dlg_params()
1235 - (double)(vready_offset + vupdate_width + vupdate_offset) / htotal in dml_rq_dlg_get_dlg_params()
/linux/drivers/gpu/drm/amd/display/dc/dml/dcn31/
A Ddisplay_rq_dlg_calc_31.c1004 unsigned int vready_offset; in dml_rq_dlg_get_dlg_params() local
1124 vready_offset = dst->vready_offset; in dml_rq_dlg_get_dlg_params()
1143 …if (vstartup_start / 2.0 - (double) (vready_offset + vupdate_width + vupdate_offset) / htotal <= v… in dml_rq_dlg_get_dlg_params()
1148 …if (vstartup_start - (double) (vready_offset + vupdate_width + vupdate_offset) / htotal <= vblank_… in dml_rq_dlg_get_dlg_params()
/linux/drivers/gpu/drm/amd/display/dc/dcn20/
A Ddcn20_hwseq.c698 pipe_ctx->pipe_dlg_param.vready_offset, in dcn20_enable_stream_timing()
1304 if (old_pipe->pipe_dlg_param.vready_offset != new_pipe->pipe_dlg_param.vready_offset in dcn20_detect_pipe_changes()
1587 pipe_ctx->pipe_dlg_param.vready_offset, in dcn20_program_pipe()
1880 pipe_ctx->pipe_dlg_param.vready_offset, in dcn20_update_bandwidth()
A Ddcn20_hubp.c185 if ((pipe_dest->vstartup_start - (pipe_dest->vready_offset+pipe_dest->vupdate_width in hubp2_vready_at_or_After_vsync()
A Ddcn20_resource.c3144 …pipes[pipe_idx].pipe.dest.vready_offset = get_vready_offset(&context->bw_ctx.dml, pipes, pipe_cnt,… in dcn20_calculate_dlg_params()
/linux/drivers/gpu/drm/amd/display/dc/dce120/
A Ddce120_timing_generator.c696 int vready_offset, in dce120_tg_program_timing() argument
/linux/drivers/gpu/drm/amd/display/dc/calcs/
A Ddcn_calcs.c1230 pipe->pipe_dlg_param.vready_offset = v->v_ready_offset_pix[input_idx]; in dcn_validate_bandwidth()
1271 hsplit_pipe->pipe_dlg_param.vready_offset = v->v_ready_offset_pix[input_idx]; in dcn_validate_bandwidth()

Completed in 77 milliseconds