| /linux/drivers/gpu/drm/amd/display/dc/dcn10/ |
| A D | dcn10_optc.c | 63 int vstartup_start, in optc1_program_global_sync() argument
70 optc1->vstartup_start = vstartup_start; in optc1_program_global_sync()
74 if (optc1->vstartup_start == 0) { in optc1_program_global_sync()
80 VSTARTUP_START, optc1->vstartup_start); in optc1_program_global_sync()
159 int vstartup_start, in optc1_program_timing() argument
179 optc1->vstartup_start = vstartup_start; in optc1_program_timing()
287 vstartup_start, in optc1_program_timing()
354 vertical_line_start = asic_blank_end - optc1->vstartup_start + 1; in optc1_set_vtg_params()
362 if ((optc1->vstartup_start/2)*2 > asic_blank_end) in optc1_set_vtg_params()
|
| A D | dcn10_optc.h | 552 int vstartup_start; member
599 int vstartup_start,
619 int vstartup_start,
|
| A D | dcn10_hubp.c | 131 if ((pipe_dest->vstartup_start - 2*(pipe_dest->vready_offset+pipe_dest->vupdate_width in hubp1_vready_workaround()
|
| A D | dcn10_hw_sequencer.c | 907 pipe_ctx->pipe_dlg_param.vstartup_start, in dcn10_enable_stream_timing()
2842 pipe_ctx->pipe_dlg_param.vstartup_start, in dcn10_program_pipe()
3574 pipe_ctx->pipe_dlg_param.vstartup_start + 1; in dcn10_get_vupdate_offset_from_vsync()
|
| /linux/drivers/gpu/drm/amd/display/dc/dml/dcn20/ |
| A D | display_rq_dlg_calc_20.c | 872 unsigned int vstartup_start; in dml20_rq_dlg_get_dlg_params() local
1036 vstartup_start = dst->vstartup_start; in dml20_rq_dlg_get_dlg_params()
1038 if (vstartup_start / 2.0 in dml20_rq_dlg_get_dlg_params()
1045 if (vstartup_start in dml20_rq_dlg_get_dlg_params()
1055 vstartup_start = vstartup_start / 2; in dml20_rq_dlg_get_dlg_params()
1058 if (vstartup_start >= min_vblank) { in dml20_rq_dlg_get_dlg_params()
1065 vstartup_start, in dml20_rq_dlg_get_dlg_params()
1067 min_vblank = vstartup_start + 1; in dml20_rq_dlg_get_dlg_params()
1070 vstartup_start, in dml20_rq_dlg_get_dlg_params()
|
| A D | display_rq_dlg_calc_20v2.c | 872 unsigned int vstartup_start; in dml20v2_rq_dlg_get_dlg_params() local
1037 vstartup_start = dst->vstartup_start; in dml20v2_rq_dlg_get_dlg_params()
1039 if (vstartup_start / 2.0 in dml20v2_rq_dlg_get_dlg_params()
1046 if (vstartup_start in dml20v2_rq_dlg_get_dlg_params()
1056 vstartup_start = vstartup_start / 2; in dml20v2_rq_dlg_get_dlg_params()
1059 if (vstartup_start >= min_vblank) { in dml20v2_rq_dlg_get_dlg_params()
1066 vstartup_start, in dml20v2_rq_dlg_get_dlg_params()
1068 min_vblank = vstartup_start + 1; in dml20v2_rq_dlg_get_dlg_params()
1071 vstartup_start, in dml20v2_rq_dlg_get_dlg_params()
|
| /linux/drivers/gpu/drm/amd/display/dc/dml/dcn21/ |
| A D | display_rq_dlg_calc_21.c | 918 unsigned int vstartup_start; in dml_rq_dlg_get_dlg_params() local
1076 vstartup_start = dst->vstartup_start; in dml_rq_dlg_get_dlg_params()
1078 if (vstartup_start / 2.0 in dml_rq_dlg_get_dlg_params()
1085 if (vstartup_start in dml_rq_dlg_get_dlg_params()
1095 vstartup_start = vstartup_start / 2; in dml_rq_dlg_get_dlg_params()
1098 if (vstartup_start >= min_vblank) { in dml_rq_dlg_get_dlg_params()
1107 vstartup_start, in dml_rq_dlg_get_dlg_params()
1109 min_vblank = vstartup_start + 1; in dml_rq_dlg_get_dlg_params()
1113 vstartup_start, in dml_rq_dlg_get_dlg_params()
|
| /linux/drivers/gpu/drm/amd/display/dc/dml/dcn30/ |
| A D | display_rq_dlg_calc_30.c | 1072 unsigned int vstartup_start = 0; in dml_rq_dlg_get_dlg_params() local
1225 vstartup_start = dst->vstartup_start; in dml_rq_dlg_get_dlg_params()
1227 if (vstartup_start / 2.0 in dml_rq_dlg_get_dlg_params()
1234 if (vstartup_start in dml_rq_dlg_get_dlg_params()
1244 vstartup_start = vstartup_start / 2; in dml_rq_dlg_get_dlg_params()
1247 if (vstartup_start >= min_vblank) { in dml_rq_dlg_get_dlg_params()
1254 vstartup_start, in dml_rq_dlg_get_dlg_params()
1256 min_vblank = vstartup_start + 1; in dml_rq_dlg_get_dlg_params()
1259 vstartup_start, in dml_rq_dlg_get_dlg_params()
|
| /linux/drivers/gpu/drm/amd/display/dc/dml/ |
| A D | dml1_display_rq_dlg_calc.c | 1067 unsigned int vstartup_start; in dml1_rq_dlg_get_dlg_params() local
1252 vstartup_start = e2e_pipe_param->pipe.dest.vstartup_start; in dml1_rq_dlg_get_dlg_params()
1255 vstartup_start = vstartup_start / 2; in dml1_rq_dlg_get_dlg_params()
1257 if (vstartup_start >= min_vblank) { in dml1_rq_dlg_get_dlg_params()
1266 vstartup_start, in dml1_rq_dlg_get_dlg_params()
1268 min_vblank = vstartup_start + 1; in dml1_rq_dlg_get_dlg_params()
1272 vstartup_start, in dml1_rq_dlg_get_dlg_params()
|
| A D | display_mode_structs.h | 351 unsigned int vstartup_start; member
|
| A D | display_mode_lib.c | 209 dml_print("DML PARAMS: vstartup_start = %d\n", pipe_dest->vstartup_start); in dml_log_pipe_params()
|
| /linux/drivers/gpu/drm/amd/display/dc/inc/hw/ |
| A D | timing_generator.h | 160 int vstartup_start,
244 int vstartup_start,
|
| /linux/drivers/gpu/drm/amd/display/dc/dml/dcn31/ |
| A D | display_rq_dlg_calc_31.c | 1009 unsigned int vstartup_start; in dml_rq_dlg_get_dlg_params() local
1141 vstartup_start = dst->vstartup_start; in dml_rq_dlg_get_dlg_params()
1143 …if (vstartup_start / 2.0 - (double) (vready_offset + vupdate_width + vupdate_offset) / htotal <= v… in dml_rq_dlg_get_dlg_params()
1148 …if (vstartup_start - (double) (vready_offset + vupdate_width + vupdate_offset) / htotal <= vblank_… in dml_rq_dlg_get_dlg_params()
1159 vstartup_start = vstartup_start / 2; in dml_rq_dlg_get_dlg_params()
|
| /linux/drivers/gpu/drm/amd/display/dc/dce110/ |
| A D | dce110_timing_generator.h | 261 int vstartup_start,
|
| A D | dce110_timing_generator_v.c | 438 int vstartup_start, in dce110_timing_generator_v_program_timing() argument
|
| A D | dce110_timing_generator.c | 1955 int vstartup_start, in dce110_tg_program_timing() argument
|
| /linux/drivers/gpu/drm/amd/display/dc/dce80/ |
| A D | dce80_timing_generator.c | 111 int vstartup_start, in program_timing() argument
|
| /linux/drivers/gpu/drm/amd/display/dc/dce60/ |
| A D | dce60_timing_generator.c | 111 int vstartup_start, in program_timing() argument
|
| /linux/drivers/gpu/drm/amd/display/dc/dcn20/ |
| A D | dcn20_hwseq.c | 699 pipe_ctx->pipe_dlg_param.vstartup_start, in dcn20_enable_stream_timing()
1305 || old_pipe->pipe_dlg_param.vstartup_start != new_pipe->pipe_dlg_param.vstartup_start in dcn20_detect_pipe_changes()
1588 pipe_ctx->pipe_dlg_param.vstartup_start, in dcn20_program_pipe()
1881 pipe_ctx->pipe_dlg_param.vstartup_start, in dcn20_update_bandwidth()
|
| A D | dcn20_hubp.c | 185 if ((pipe_dest->vstartup_start - (pipe_dest->vready_offset+pipe_dest->vupdate_width in hubp2_vready_at_or_After_vsync()
|
| A D | dcn20_resource.c | 3141 …pipes[pipe_idx].pipe.dest.vstartup_start = get_vstartup(&context->bw_ctx.dml, pipes, pipe_cnt, pip… in dcn20_calculate_dlg_params()
|
| /linux/drivers/gpu/drm/amd/display/dc/calcs/ |
| A D | dcn_calcs.c | 445 input->dest.vstartup_start = pipe->pipe_dlg_param.vstartup_start; in pipe_ctx_to_e2e_pipe_params()
1231 pipe->pipe_dlg_param.vstartup_start = v->v_startup[input_idx]; in dcn_validate_bandwidth()
1272 hsplit_pipe->pipe_dlg_param.vstartup_start = v->v_startup[input_idx]; in dcn_validate_bandwidth()
|
| /linux/drivers/gpu/drm/amd/display/dc/dce120/ |
| A D | dce120_timing_generator.c | 697 int vstartup_start, in dce120_tg_program_timing() argument
|